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Abstract
Over the last five years, a dramatic expansion of renewable energy from Photovoltaic (PV) 
solar cells has been witnessed. This expansion is due in part to wafer based silicon solar- 
cells. Crystalline silicon solar cells currently dominate the PV market because of their low 
cost per watt of electricity production. In order for silicon solar cells to continue to govern 
the market, efficiency improvements and cost reductions must be made.
This work focuses on both cost reduction and efficiency improvements, for wafer based 
silicon solar cells. The main aim of the work was to produce a thin monocrystalline wafer 
based silicon solar cell. A large proportion of the cost of conventional monocrystalline solar 
cells is related to the use of high purity silicon substrates. By producing a cell that uses less 
silicon, significant cost savings can be made. Conventional watering techniques used in 
industry are reaching their limit for thin wafer production. The method adopted in this 
work uses a simple silicon exfoliation technique capable of producing ultrathin silicon foils. 
A fully operational solar cell was fabricated from a 40pm exfoliated silicon foil. The thin 
wafer based silicon solar cell was more than four times thinner than a commercially 
produced equivalent. The work investigated a variety of principles related to the exfoliation 
and the suitability of the technique for thin photovoltaic devices.
By using a thin exfoliated substrate, conventional anti-reflective (AR) suppressing 
processes could prove problematic. Experiments were conducted into finding an 
alternative technique to match the performance of the conventional AR process. The 
formation of porous silicon (PSi) on the surface of a silicon substrate was found not only to 
match the commercial process, but to exceed it. With a porous silicon layer, reflectivity was 
suppressed to just 6.68%. The technique could be applied to both thin silicon solar cells and 
conventional thicker wafer based cells. The reflectivity suppressive layer could be 
fabricated in a single simple processing step.
Investigation was also focused upon the top contact for silicon solar cells. As the 
top of the cell is responsible for current collection and light absorption, large electrical 
contacts shade the cell resulting in a decrease in efficiency. Silver nanowires (AgNWs) were 
successfully analysed and deposited onto standard silicon solar cell top contacts as an 
enhancement coating. Such a coating was found to improve the collection ability of the top 
contact without causing a significant increase in shading loss. The use of an optimised 
AgNW coating can increase cell efficiency by as much as 37%.
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Chapter 1: Introduction to Photovoltaics
1.1 Introduction
This chapter discusses the essential need for renewable energy sources in order to start 
replacing conventional fossil fuelled and nuclear power stations. Renewable energy 
technologies will be briefly reviewed and advantages given for the use of photovoltaic (PV) 
solar cells. In particular the different generations of solar cell technology will also be 
reviewed in relation to their corresponding efficiencies. A brief overview of the PV market 
has also been included. Silicon solar cells will be shown to dominate this market and the 
reasons for such domination are discussed. PV research is closely related to market trends 
and as well as improved efficiency, cost and manufacturing issues must be considered as 
part of any research and development strategy. Finally, the aim of the research in this work 
will be outlined along with justifications of the importance of the experimental study.
1.2 World Energy Consumption
Since the widespread use of electricity, mankind's dependence upon it has grown 
exponentially. In 2010, the world produced over 20.2 trillion kilowatt-hours of electricity, 
and this figure is predicted to grow to 39.0 trillion kilowatt-hours by 2040 [1]. Electrical 
consumption is almost certainly set to rise year on year, but the methods by which this 
power is produced is far from certain. Over the recent decades, several issues have arisen 
which has changed our perception of electricity. The most important issues are concerned 
with the environment and depleted fuel reserves.
The emission of greenhouse gases has found to be directly related to global 
warming, causing the earth to heat up. Fig.1.1 plots the steady increase of temperature 
over the last one hundred years or so and also shows a prediction of how temperatures will 
rise, dependent on what we as the human race do next. To simply stop using fossil fuels for 
electricity and transportation is implausible, but if we reduce the amount of fuel we burn 
we can at least suppress the effects of global warming. If we do not reduce our emissions, 
we could see a potential temperature increase of as much as 3.3°C (6°F).
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Figure 1.1: Predicted tem perature increase due to emissions [2]
The second and perhaps more immediate concern w ith  fossil fuels is the ir long term  supply. 
Put simply, we have an ever increasing demand fo r energy but a lim ited amount of fossil 
fuels from  which we can produce this energy. Fig. 1.2 shows the remaining amount o f three 
commonly used fossil fuels. If we do not find alternative energy sources, in a little  over 50 
years from  now we w ill exhaust our natural gas and crude oil supplies tha t are currently 
known to exist.
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Figure 1.2: Fossil Fuels, years o f extraction remaining [3]
The lower our reserves of fossil fuels become, the higher fossil fuel generated e lectricity 
prices w ill get. Presently, e lectricity in one fo rm  or another (being off-grid or on-grid) is 
accessible to  75% of mankind [4]. If we continue to  rely upon the use of fossil fuels as our 
primary energy source, e lectricity prices w ill continue to  rise until the poor can no longer 
afford it. The result would be m illions of people and entire countries, particularly emerging 
economies, falling into energy poverty. Electricity provides the energy needed fo r 
manufacturing equipment, refrigeration fo r medical supplies, and energy fo r w ater 
treatm ent. It is therefore essential that alternative energy generation sources are found.
1.3 Renewable Energy
The alternative to  fossil fuels is renewable or nuclear energy. Renewables are a source of 
energy that is replenishable and therefore everlasting. W orldw ide directives have begun to  
emerge putting pressure on individual governments to  reduce the ir dependency on fossil 
fuels, thereby reducing carbon emissions. Taking the United Kingdom as an example, the 
2009 Renewable Energy Directive set a target fo r the UK to achieve 15% of its energy 
consumption from  renewable sources by 2020 [5]. If the targets are not met there could 
well be financial sanctions imposed by other directive members. In recent years there has 
been a worldw ide boom in renewable energy which is demonstrated in fig. 1.3. The figure 
also displays fu ture  predictions of energy usage by fuel type, indicating that we are only 
just entering the era of renewable energy, which is set to  substantially increase by 2040. It 
is im portant to  note that nuclear energy is often included as a renewable energy source as 
it does not produce carbon emissions. Strictly speaking however, nuclear energy is not tru ly  
renewable as uranium is required, and estimated uranium reserves w ill only last fo r 
another 80 years at the current usage rate [6]. Despite this, the use o f nuclear energy is 
predicted to  increase as shown in fig .1.3. Safety issues that have recently come to light 
(w ith the Fukushima nuclear disaster) could affect this prediction as public concerns over 
the technology escalate.
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Figure 1.3: W orld energy consumption by fuel type 1990-2040 [1]
Types of truly renewable energy include those that produce electricity directly and those 
that need to be burnt to release energy. The main technologies are:
1. Direct electricity production
• Wind: Wind turbines harvest kinetic energy from the wind and convert this 
energy into electricity.
• Hydro: Hydro generators harvest kinetic energy from the movement of water 
and like wind turbines, convert this energy into electricity.
• Solar Photovoltaics: Solar cells convert the energy from sunlight into DC 
electricity.
•  Ocean
o Tidal: Tidal generators can take various forms but all rely upon 
harnessing energy from the movement of water, 
o Wave: Wave generators convert the up and down movement of waves 
into electrical energy.
2. Heat production
• Anaerobic digestion: The process of anaerobic digestion releases methane gas 
which can be burnt to provide heat.
•  Bio energy
o Wood: Felled trees can be burnt to provide heat, 
o Biomass: Vegetation can be burnt to provide heat, 
o Biofuel: Fuels such as ethanol can be produced from crops of corn.
• Solar thermal: Different to solar PV, solar thermal uses energy from sunlight to 
heat water or other liquids.
• Geothermal: Harnesses the earth's geothermal energy by digging deep into the 
ground.
From the above list, some renewable technologies provide an alternative fuel source which 
must be burnt in order to release its energy. The burning of a fuel (even if it is renewable) 
releases carbon which pollutes the atmosphere. For zero emission energy production, 
harnessing energy from the earth is critical. Solar, wind, hydro, geothermal, tidal and wave 
are all zero carbon energy techniques that can provide our energy without contributing to 
global warming. Table.1.1 shows the current and a predicted future use of such renewable 
sources. From the table, hydroelectric and wind are predicted to continue to produce most 
of the renewable energy, but solar has the largest annual percent change of 9.1%.
Average annual 
percent change,
Region 2010 2015 2020 2025 2030 2035 2040 2010-2040
World
Hydroelectric 3.402 3.805 4,452 4.762 5.177 5,692 6.232 2.0
Wind 342 767 1.136 1.383 1.544 1,694 1.839 5.8
Geothermal 66 112 133 146 171 195 220 4.1
Solar 34 157 240 288 327 394 452 9.1
Other 332 427 549 643 729 800 858 3.2
Total World 4,175 5.267 6,509 7,222 7,948 8,775 9,601 2.8
Table 1.1: Renewable electricity generation (billion kilowatt-hours) by energy source [1]
1.4 Solar Energy
Solar renewable energy is typically split into tw o classifications, generation of heat and 
generation o f e lectricity; technically referred to  as solar thermal and solar photovoltaics 
respectively. This work w ill focus upon the use o f solar photovoltaics fo r d irect production 
of electricity.
In 1839, Edmund Becquerel discovered the photovoltaic effect [7] which is the 
basic principle by which solar photovoltaic cells operate. A solar cell converts energy from  
sunlight into electricity. The electricity produced by the solar cell is in the form  of direct 
current (DC). Direct DC e lectricity production is unique to  solar cells, w ith  other renewable 
technologies such as w ind and hydro power generating alternating current (AC).
A single solar cell typically produces a very low voltage and therefore it is common 
fo r many solar cells to  be connected together in series to  provide a more useful, higher 
voltage. When cells are connected together to  form  a larger array, the product is known as 
a solar module or panel. Solar cells also produce direct current which fo r some applications 
is ideal, although most domestic appliances use alternating current. To convert the direct 
current produced by solar cells into an alternating current an electrical device called an 
inverter is used. An array of panels connected to  an inverter forms the basics o f a solar PV 
system, which is typically what is installed in domestic applications. More details on the 
system element of this technology can be found in the Appendix B of this work.
The use of solar photovoltaic renewable energy has grown exponentially over the 
last ten years as can be observed in fig. 1.4.
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Figure 1.4: Evolution of global PV cumulative installed capacity 2000-2012 (MW ) [8]
The growth of the industry is due largely to  tw o factors. Firstly the advantages of solar 
photovoltaics over other renewable technologies and secondly financial incentives offered 
by governments.
1. Advantages o f solar photovoltaics over other renewable technologies:
•  Zero carbon emissions
• Can work anywhere exposed to sunlight
• Not as obtrusive as wind turbines
• V irtually maintenance free as there are no moving parts
• M odular solar panels are used which allow fo r easy assembly of various size systems 
from  Watts to  Mega Watts.
•  Ease of building integration due to the various sizes, colours and flexib ility  o f cells 
available.
•  Direct current (DC) generation allowing fo r simple battery storage systems.
2. Financial incentives. To boost the market fo r renewable technology, incentives have 
been offered fo r the installation of not only solar but also other renewable 
technologies. Focusing on the case of solar in the United Kingdom gives a good 
description of the incentives that have been offered. In 2010, the UK government 
introduced the Feed-ln Tariff (FiT) to  promote the installation o f small scale renewable 
energy systems. As renewable technologies were seen by most as an unknown, the FiT 
provided a financial incentive fo r people to  install them. The ta riff is scaled depending 
on the size of such a system and guaranteed fo r between 20 and 25 years. Table.1.2 
shows the firs t ta riff incentives fo r solar e lectricity production (2010).
- 6 -
Description 2010 Tariff (p/kWh)
<4kW new build 37.8
<4kW existing building 43.3
4kW - lOkW 37.8
lOkW - 50kW 32.9
Table 1.2: 2010 UK solar feed in ta riff [9]
The introduction of the ta r iff scheme saw a huge boost in solar PV installations in the UK. 
The downside to  this was that the government had underestimated global PV system costs, 
which began to decrease rapidly. The financial incentive of the FiT had fast become a way 
fo r consumers o f installed systems to  make large profits. The typical payback tim e fo r a 
system was as low as five years meaning that the next 15 years of FiT payments were pure 
profit. On April 1st 2012, the UK government slashed the feed in ta riff rates by 50% to 
prevent such pro fit making. The UK FiT fo r a <4kW PV system on an existing building (at the 
tim e of w riting  this thesis) is 14.9p/kWh.
1.5 Solar Cell Generations
Since the firs t silicon solar cell was produced at Bell Laboratories in the 1950's [10], there 
have been three generations of photovoltaic technologies. Fig.1.5 shows the most recent 
efficiency chart fo r all the d iffe ren t generations of solar cells.
1. First generation solar cells include the one fabricated at Bell Laboratories. These 
are wafer based silicon solar cells. Despite being the firs t generation of cells, they 
are the most commonly used type o f silicon solar cell making up over 80% o f the 
to ta l PV market [11]. First generation cells can be fu rther classified by the quality of 
the silicon they are fabricated from . There are tw o main categories namely 
monocrystalline and multicrystaNine wafers. Monocrystalline cells are fabricated 
from  high quality single crystal wafers, whereas m ulticrystalline cells are fabricated 
from  wafers w ith  m ultip le crystal domains. Due to the higher quality of 
monocrystalline cells, they have a higher efficiency than cells produced from 
m ulticrystalline substrates. Unfortunately such purity o f m onocrystalline cells 
comes at a cost and despite m ulticrystalline cells having lower efficiencies; they are 
more commonly used due to the ir lower production cost. From fig .1.5 wafer based 
silicon solar cells have achieved up to  25% efficiency (w ithout concentration).
2. Second generation solar cells are known as thin film cells due to their thin solar 
active layers. Such cells include amorphous silicon (a-Si), Cadmium 
Telluride/Cadmium Sulfide (CdTe/CdS), Copper Indium Selenide and Copper Indium 
Gallium Selenide (CIGS) solar cells. Thin film second generation cells have lower 
efficiencies to that of first generation wafer based cells, but can be fabricated at 
low cost. Due to the materials and substrates used for such devices, solar cell 
production can take place over far larger areas than that of a typical wafer based 
cell. From fig.1.5, the highest performing technology in this generation are Copper 
Indium Gallium Selenide cells with 20.8% efficiency (without concentration).
3. Third generation solar cells typically do not rely on p-n junctions and can be of 
varied constructions. Third generation cells include nanostructured cells, organic 
PV OPV), dye-sensitised solar cells (DSSC), tandem/multijunction cells and 
concentrator cells. This wide ranging category offers cells that are cheap to 
produce with very low efficiencies, all way up to expensive cells offing very high 
efficiency such as the record efficiency three junction cell with 38.8% (without 
concentration) and 44.4% (under concentration at 302 suns) efficiencies. 
Concentrator cells use focused (concentrated) sunlight up to lOOOx normal 
intensity.
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1.6 The Future of Photovoltaic Solar Cells
Wafer based silicon photovoltaics have dominated the photovoltaic industry since the very 
beginning of the solar cell market in the 1950's [13]. Other than wafer based crystalline 
cells, the rest o f the terrestria l PV market is made up of th in film  cells such as amorphous 
silicon (a-Si), cadm ium -telluride (CdTe) and copper indium gallium selenide (CIGS) [14].
Despite the current market conditions, o ther cell technologies are predicted to  gain 
a larger market share. Fig.1.6 shows some o f the emerging technologies and th e ir long­
term  predicted efficiencies.
2010 2015-2020 2030-
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Figure 1.6: Performance and targets fo r emerging PV options [14]
Concentrated photovoltaics (CPV) have existed fo r many years although they have still not 
broken into the mainstream solar cell industry, mainly because of high costs associated 
w ith  the technology. Their primary application therefore has been in high value markets 
such as power generation fo r space applications [11]. Wafer based silicon solar cells have 
shown promise at relatively low concentration ratios, but the heat generated by high 
concentrator systems begins to degrade cell performance (as much as -0.5% relative per °C 
[11]). The materials o f choice fo r high concentrator system are lll-V semiconductors which 
can be ta ilored to  produce a wide range of optical band gaps. M ultijunction cells fabricated 
from  various lll-V  materials can fu rthe r utilise the whole solar spectrum. As previously 
described above, trip le  junction (GalnP/GalnAs/Ge) cells have produced record breaking 
efficiencies o f 44.4% at 302x light concentration. Cost reductions relating to  cell
- 1 0 -
manufacture and optical tracking fo r concentrator lenses, could see the technology 
commercially used.
Inorganic th in  film  (TF) solar cells such as a-Si, CIS, CIGS and CdTe already have a 
20% market share [14], but the ir relatively low cell efficiencies are lim iting mainstream use 
relative to  crystalline silicon cells. It is im portant to  note however that there has been a 
large amount o f interest in recent years regarding th in  film  cells. Many analysts predicted 
that the price per w att o f th in  film  technologies would by now be far less than that o f wafer 
based silicon cells. However, the recent market trend fo r wafer based cells (which is
discussed in more detail in 1.7) has seen the opposite effect as can be observed in f ig .1.7.
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Figure 1.7: Chinese manufacturer average panel price for th in  film  and crystalline silicon
[15]
From fig .1.7 it is apparent that until the middle of 2011, thin film  solar cells were 
significantly cheaper than crystalline silicon based modules. It is quite possible that in the 
fu ture, cost reductions and efficiency improvements w ill continue to  be made in th in  film  
technology at a faster rate than tha t o f crystalline silicon equivalents.
Thin film  cells such as dye sensitised and organic PV (OPV) cells can feasibly achieve 
a cost per w att o f below $0.50 (USD) once scaling of processes is applied [14]. Issues 
around relatively low efficiency (11% academic record) and lifetim e issues related to  dye 
sensitised solar cells (DSSCs) are currently holding back the technology, although 
advancements through extensive research are continually being made. If life tim e and 
commercial efficiencies can be raised, organic cells, due to the ir inherent low cost and large 
scale application could have a large impact on the solar industry, although there are still 
significant obstacles to  overcome.
There are many novel solar cell technologies constantly being developed and 
analysed. The interest in nanotechnology has seen a wide range o f d ifferen t structures and 
materials than can have excellent absorption capabilities as well as theoretical efficiency 
limits as high as 60% [14]. Another significant recent breakthrough has been the use of
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perovskite for cell production, which stemmed from research into DSSCs. Perovskites are 
the name given for any materials that have the same crystal structure as calcium titanate, 
hence they are abundant materials [16].The technology has seen research investigations in 
the last year with cells rapidly reaching conversion efficiencies in excess of 15% [17]. Such 
cells although still firmly in the research and development phase are predicted to be 
capable of reaching efficiencies as high as 20-25% and cost only $0.10 to $0.20 (USD) per 
watt [18].
Despite the research and development of several different solar cell technologies, 
it is safe to say that for the foreseeable future, crystalline silicon solar cells will continue to 
dominate the market as they have done for over 50 years. A significant amount of research 
still revolves around efficiency enhancement and cost reduction of wafer based silicon solar 
cells. Recent research into up and down converters for example aims for photon absorption 
and re-emission at a different wavelength which could improve the efficiency of silicon 
solar cells by up to 10% (by expanding the spectral range of absorption) [14]. Laboratory 
developed silicon solar cells are now reaching in excess of 25% and moving ever closer to 
the theoretical silicon solar cell efficiency limit of 29.8% [19].
Of all PV technologies, perovskite sensitised solar cells have the greatest potential 
for replacing silicon wafer based cells, provided that predictions of cost and efficiency 
prove to be correct. The shear abundance of the material and simple processing technology 
(low cost), coupled with efficiencies as high as 25% could revolutionise the industry and 
help photovoltaic generated electricity to contend financially with fossil fuel technologies.
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1.7 Cost Vs Efficiency
The commercial success o f a solar cell technology not only relies upon efficiency but also 
the cost of producing the cell. W afer based silicon solar cells dominate the market despite 
only being around 18-20% efficient. The reason they are so successful is that they provide 
reasonable electrical power at low cost. These parameters are critical fo r commercial 
installations of PV where people are competing directly against the cost o f o ther renewable 
and fossil fuel technologies. For niche applications where cost is not as significant, high 
efficiency cells can be used fo r the ir higher electrical output, fo r example lll-V  solar cells fo r 
satellite applications. Fig.1.8 shows the typical efficiency and cost implications o f each o f 
the solar cell generations.
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Figure 1
Despite the low efficiency of wafer based crystalline silicon cells compared to  m ultijunction 
cells that can exhibit efficiencies in excess of 40%, silicon cells dominate the market place. 
Fig.1.9 shows the current and predicted market share of photovoltaics by each technology 
type. The market share o f silicon is predicted to  remain constant at around 80% until 2017 
at least. The reason fo r the great success of silicon is due to  its abundance of raw materials, 
reliability, ease of construction, and wealth o f knowledge in the area taken from  the 
semiconductor industry. Industrial equipment specifically designed fo r silicon solar cell 
production has long been used and adopted by many countries that are now able to  
produce vast quantities of cells at low cost. The production of silicon specifically fo r solar 
cell production also greatly enhanced mass production capability resulting in huge cost 
reductions.
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Figure 1.9: Market share of photovoltaics by each technology type [8]
Such large scale manufacturing o f solar cells and panels particularly in China, has in recent 
years, led to a huge fall in the cost o f silicon wafer based solar cells. The extent o f the 
dramatic fall in panel costs is shown in fig .1.10, w ith  a cost per w att o f $1.81 in the first 
quarter of 2010 which reduced significantly to  just $0.70 at the beginning of 2013.
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Figure 1.10: Silicon solar cell module cost reductions ($USD/Watt) [21]
It is im portant to  note that these price reductions do not entire ly translate into 
streamlining of the industry. Chinese cell manufacturers have been reported to  be 
producing and selling solar cells and modules below cost [22]. This is mainly due to 
oversupply issues in the Chinese solar industry w ith  production of cells exceeding demand. 
Recently due to  the adverse effect o f such 'dum ping' o f below cost modules, the European
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Union imposed a series of measures on Chinese imported cells and modules. The measures 
included limiting EU imports to 7GW annually and also setting a minimum price of €0.56 
per watt for silicon based modules [23]. Despite the minimum pricing, the majority of 
European solar module manufacturers have said that the pricing is still far too low and 
actual cost of solar production in China [24].
The turbulence in the industry has put a larger emphasis on cost reduction than 
ever before. Put simply, without substantial cost reductions or further government 
intervention, European solar cell manufacturers will continue to find it very hard to 
compete in the market. Recently here in the United Kingdom Sharp has announced the 
closure of its solar panel assembly plant because it is unable to compete in the current 
market [25].The UK industry now has to develop intellectual property and niche PV 
products (high value) to survive in the current market.
The focus of solar photovoltaics has always been strongly influenced by efficiency 
and cost. In order for the industry to continue to impact upon the renewable energy 
market, cell efficiency will need to rise or costs will need to reduce or preferably a 
combination of both. Unfortunately however, a trade-off currently exists between these 
two factors.
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1.8 Outline of Thesis
Wafer based silicon solar cells dominate the market due to their reasonably high 
efficiencies and low cost processing conditions. In order for wafer based silicon solar cells 
to continue to dominate the market, they must continue to increase in efficiency whilst 
reducing in cost. As the efficiency of lab based silicon cells are approaching the 
fundamental limit for such devices, cost factors are becoming more important.
The primary aim of this work is to target the material usage for cell production. It 
will be shown that current wafer based silicon solar cells are using far more silicon material 
than is actually required for high efficiency cells. The cost of conventional monocrystalline 
solar cells is relatively high because of the high purity of the silicon wafer substrate from 
which the cell is produced. By producing a cell that uses less silicon material, significant 
cost savings can be made. Conventional techniques used in industry to produce cells are 
limited by the thickness of which a substrate can be cut. The method adopted and 
investigated in this work uses exfoliation principles to produce silicon substrates only 40pm 
thick. Such thin silicon foils are more than four times thinner than that currently used to 
fabricate commercial solar cells. The work investigated a variety of principles related to the 
process, in order to optimise and understand the mechanisms involved. From the 
experimental research, a novel process was developed in order to fabricate a fully 
operational solar cell from the40pm thick silicon foil.
One significant issue that arose from the use of such a thin exfoliated silicon 
substrate was the difficulty of using conventional anti-reflective texturing techniques. Such 
microscale texturing could significantly weaken the structure of a thin (40pm) silicon 
substrate. Issues relating to the surface quality of exfoliated Si substrates could also 
potentially disrupt effectiveness of conventional anisotropic texturing techniques. Research 
was conducted into finding an alternative technique to match the performance of 
commercially used anti reflective processes. Experiments into the formation of porous 
silicon on the surface of a silicon substrate were found not only to match the commercial 
process, but to exceed the antireflective performance of conventional ARCs. The technique 
was deemed to be suitable for both thick crystalline and thin crystalline silicon wafer based 
substrates. The PSi layer was also found to have the potential to reduce costs associated 
with front surface reflectivity suppression, by using a single etching process. Using such a 
simple technique to provide reflectivity suppression could be more economical compared 
to the two step conventional technique commercially adopted.
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Experimental investigation also focused upon the top contact for wafer based 
silicon solar cells. As the top of the cell must allow for light absorption and the formation of 
electrical contacts, a trade off exists between shading losses and resistance of the front 
metallisation. A method was adopted to increase the electrical performance of standard 
front contact topologies without significantly increasing shading loss. Silver nanowires were 
successfully deposited and analysed on standard silicon solar cell top contacts as an 
electrical enhancement contact. Such a coating can improve the collection ability of the top 
contact but due to their nanoscale diameters, shading losses are not dramatically increased 
by the silver nanowires. The coating resulted in a substantial increase in cell efficiency 
when the optimum nanowire coating density layer was applied. The silver nanowire 
contact scheme is not compatible with traditional micro textured anti reflective surface. 
However, it can be integrated with the porous silicon anti reflective method developed in 
this work.
As my work was part funding by a solar cell fabrication company, product 
development was also undertaken. Although this work was not strictly academically based, 
it provided me with a commercial insight into the integration of photovoltaics with our 
environment. Two silicon solar cell based products that I helped to develop in conjunction 
with the company, have been briefly outlined in the Appendices Chapter of this work.
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Chapter 2: Solar Cell Operation
2.1 The P-N Junction
Semiconductor solar cells rely upon the structure of a p-n junction. Due to the importance 
of the p-n junction, a brief description will be given. Since this work is related with silicon 
photovoltaics, examples will be given which refer to Si p-n junctions.
Semiconductor materials used for solar cell fabrication such as silicon are often 
pure crystalline materials. Silicon for example has four valence electrons which are shared 
with four neighbouring atoms forming covalent bonds. All the electrons are being utilised 
in covalent bonds and the material is at equilibrium, i.e. no excess electrons or holes. The 
material is referred to as an intrinsic semiconductor and contains no impurities or dopants. 
Semiconducting materials are called such as they are able to conduct electricity above 
absolute zero. If the thermal energy is enough to overcome the band gap, an electron is 
promoted from the valence band to the conduction band (Ec) where it is free to participate 
in conduction. The vacancy left by the electron is referred to as a hole which is positively 
charged. Both the electron and hole are able to participate in conduction and they are 
often referred to as electron hole pairs or carriers (as they carry charge). The larger the 
band gap of the material the harder it is for an electron to be thermally excited to the 
conduction band. Therefore the higher the band gap the more insulating a material 
becomes and the lower the band gap the more conducting it is. A semiconductor material 
is in between these two conductivities. It is very important to note that in an intrinsic 
semiconductor, few electrons are thermally excited and the material is only partially 
conductive. Elevating the temperature however can increase the number of electrons 
excited and therefore increase conduction in the semiconductor. At 25 °C the intrinsic 
carrier concentration of silicon is 8.3 x 109cm'3 whilst at 50°C it is 5.836 x 1010cm'3 [1].
To produce a solar cell and utilize the photovoltaic effect, two differently charged 
semiconducting regions are required to form a p-n junction. This essentially involves 
creating a junction where one side has an increased amount of electrons available (n-type 
as electrons have negative charge) and the other has an excess of holes available (p-type as 
holes have positive charge). In an n-type material there are more electrons than holes and 
therefore the majority carriers are the electrons and the minority carriers are the holes. In 
p-type, holes are majority carriers and electrons minority carriers.
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In order to  make an intrinsic semiconducting material n or p-type, another element 
must be added which has atoms w ith excess electrons or excess holes. The addition of such 
a material is referred to  as 'doping', where im purities are added to d isrupt the intrinsic 
qualities o f the semiconductor. Once again using silicon as an example, a material 
containing an excess electron is required to  produce n-type silicon. From Table 2.1, a group 
V material is required fo r n-type doping, such as Phosphorous. Similarly to  produce p-type 
silicon a group III material is required, such as Boron.
I l l  I V  v
hmon
5
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10.811
6
C
12.011
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7
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72.61
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33
As
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Table 2.1: Group III to  V o f the periodic table
Doping of a semiconductor such as silicon is typically carried out by diffusing a dopant into 
the materia! at high tem perature. The material is first doped p or n-type during the silicon 
growth process, fo llowed by a diffusion doping procedure to add in the o ther dopant layer. 
The doping concentration, i.e. the number of atoms introduced w ith  free holes or 
electrons, strongly affects the number of m ajority and m inority carriers. A lternative doping 
processes such as ion im plantation can be used, but diffusion doping is the most commonly 
used method fo r silicon PV cells [2].
Now that a p-n junction has been created, the photovolta ic effect can be exploited. 
Fig.2.1 below shows a typical schematic o f the cross section o f a silicon solar cell.
   antireflection coating
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  --------™  emitter
sunlight
^ *  base
r e a f  cQ ru a j-i
*+"
Figure 2.1: Cross section of a silicon solar cell [2]
Fig.2.1 is shows a p-n junction, w ith  a metal contact to  the top n-type silicon (called the 
em itter), and an electrical contact to  the bottom  p-type material (called the base). Since 
photons o f energy from  the sun must enter the cell, the fron t contact is made up of a series
external
load q |
electron-hole 
pairr—
-21  -
of gridlines/fingers which allow a proportion of the light to  enter the cell whilst still making 
an electrical contact to  the silicon. An antireflective layer is deposited onto  the surface of 
the cell to  reduce reflectiv ity by enhancing light capture.
When a photon o f energy from  the sun is incident on the cell, if the energy o f the 
photon is greater than or equal to  that o f the band gap of the semiconductor material, it is 
absorbed. For silicon that has a band gap of around 1.12eV, only photons w ith  energy equal 
to  1.12eV or above w ill be utilized by the cell. Photons w ith energy less than the band gap 
w ill pass through the semiconductor w ithout being absorbed. Photons w ith  higher energy 
than that o f the band gap can lose any energy higher than the band gap as heat and end up 
in the same position in the band gap as electrons excited by photons equal to  the band gap.
When the photon energy is high enough and is absorbed, an electron is promoted 
from  the valence band into the conduction band. The prom otion creates a m inority  and 
m ajority carrier depending on the doping of the semiconductor. For a standard n-type 
em itte r silicon solar cell, the m inority carrier in the n-type em itte r would be a hole. 
M inority  carriers can only exist fo r a short amount of tim e before they naturally recombine 
(energy wasted and not utilized by cell). The job  of the p-n junction is to  keep them  apart 
prohib iting recombination (using an electric fie ld) as shown in fig .2.2. If the m inority carrier 
(hole) makes it to  the junction, the electric fie ld created at the p-n junction transports it 
across the junction (to p-type silicon) where it is now a m ajority carrier and can contribute 
to  current flow. The electron in the em itte r is now free to  move out of the cell through the 
top electrical contact, dissipate its energy through the external load before re-entering the 
cell through the back contact where it can recombine w ith the hole. Unfortunately not all 
m inority carriers make it across the junction due to  recombination mechanisms that exist in 
the bulk and at the surface of the cell. Any carriers that recombine are lost and no current 
can be generated from  them. Thus to  maximise the efficiency of a cell, carriers should be 
generated in the vicinity o f the p-n junction.
M  E lectron Diffusion
^  Electron Drift 
Hole Diffusion  
■M -------------Hole Drift
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. »  ' i a  D ep le tion
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Figure 2.2: Schematic of a silicon solar cell p-n junction [3]
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2.2 Im portant solar cell parameters
In a solar cell the electrical performance o f the device is calculated from  electrical 
measurements. The most im portant parameter is the efficiency of a device which is given 
as:
n =£Z2®£ (2.1)
1 Pin ' '
where: Pmax is the maximum power
Pin is the power of the incident photons on the cell
Since:
Pm ax  =  VocXlscxFF  (2.2)
where: Voc is the open circuit voltage 
Is c  is the short circuit current 
FF is the fill factor
Therefore:
_  CV o c ) { l s c ) {F F )
* Pin ' ‘ '
From the efficiency equation, it is advantageous fo r solar cell devices to have a high open 
circuit voltage, high short circuit current and high fill factor. Such parameters are therefore  
very im portant in rating the performance of a photovoltaic device. Each param eter w ill be 
fu lly  discussed along w ith fu ll explanations of where and how each value originates.
2.2.1 Short Circuit Current (Isc)
The short circuit current (lsc) of a solar cell is the highest current value observed fo r the cell 
at OV (fig.2.3) as it is not connected to a load but is instead short circuited (i.e. positive and 
negative contacts connected together). The short circuit current o f a cell is a typical 
measurement made during efficiency calculations to  determ ine the performance o f the 
cell, w ithout any effects from  external circuitry and loads etc.
< k
_________IV curve of the solar cell
The short circuit current. Isc, 
is the maximum current from a 
solar cell and occurs when the 
voltage across the device is 
zero
Power from
the solar cell
Voltage
Voc
Figure 2.3: Short circuit current o f a solar cell [4]
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The short circuit current of a solar cell relies upon two factors, the electron-hole pair 
generation rate and the collection probability (successfully collecting light generated 
carriers).
1. The amount of light generated carriers is in turn dependent on several aspects.
Major aspects include:
• Band-gap of the solar cell: Only photons entering the cell with a higher energy 
than that of the band gap will contribute towards current generation. Photons 
must have enough energy to be able to excite an electron from the valence to 
the conduction band (electron-hole pair generated). For example, a silicon 
solar cell with a band gap of 1.12eV requires wavelengths shorter than 
llOOnm. Therefore the spectrum of light incident on a cell is of high 
importance.
• Light intensity: A higher light intensity would mean a higher Isc as there is more 
irradiative power per unit area. In measuring a standard solar cell for ground 
use a standard illumination at AM1.5 is used. The standard adopted, mimics 
the solar spectrum that we observe on the surface of the earth as shown in 
fig.2.7. Due to the constantly changing solar spectrum during daytime, using 
standard spectra allows for consistent solar cell performance analysis to be 
made. This also means that if one cell is found to have a higher efficiency than 
another, this is due to the cell and not because more light is incident. The 
A M I.5 standard also known as the '1 sun standard' translates into a light 
intensity of 1000 W /m2 at 25 °C perpendicular to the cell plane [5].
• Reflectivity of the solar cell material: If the surface of the material has a high 
reflectivity, photons can be reflected away and not utilized. The lower the 
reflectivity the more light enters the cell, rather than being lost by reflection.
• Absorption coefficient of the cell material: Essentially a measurement of how 
good a material is at absorbing a photon. Some wavelengths get absorbed at 
the surface of a cell material and others deeper into it. A high absorption 
coefficient is advantageous. Different semiconductors have different 
coefficients.
• Thickness of cell: As previously mentioned different wavelengths get absorbed 
(utilized for current generation) at different depths in a semiconducting 
material. If the material is too thin, photons can pass through it without being 
absorbed.
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2. The collection probability is the likelihood that a light generated carrier will make it 
to the p-n junction and therefore be utilized for current generation. Unfortunately 
due to recombination mechanisms and other losses, not every carrier generated 
will contribute to power generation. Collection probability relies upon:
• Recombination mechanisms: If a carrier recombines before it makes it to the 
depletion region it no longer contributes to power generation as it loses its 
energy usually as heat. For indirect materials such as silicon, recombination is 
typically caused by defects at the surface or within the material. Different 
recombination mechanisms exist for the surface of the material than that of 
the bulk.
• The distance away from the depletion region a carrier is generated: If a carrier 
is generated within the region then the probability of it being collected will be 
100%. The region where carriers can be collected successfully is roughly within 
a diffusion length of the p-n junction. The diffusion length for a wafer based 
silicon solar cell is around 100-300pm [6]. Further away from the region, the 
probability decreases as the distance carriers must travel is larger. Therefore 
the probability of recombination is higher.
From the factors that affect short circuit current mentioned above, it is surmised that Isc is 
the same as that of the current produced by light generation. Unfortunately further losses 
occur due to the collection of light generated carriers by the electrical contacts to the solar 
cell (resistive loss mechanisms).
From the two main factors that make up the Isc, the simplified equation (neglecting 
recombination and assuming uniform generation) for a solar cell short circuit current is:
Isc =  qG(Ln + Lp + W )  (2.4)
Where: G is the generation rate
Ln is the electron diffusion length 
Lp is the hole diffusion length 
W is the width of the depletion region 
q is the absolute value of electron charge
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2.2.2 Open Circuit Voltage (Voc)
W ithout a voltage a solar cell would not produce any power, the Open Circuit Voltage is the 
highest voltage measurement o f a cell when the cell is open circuit, i.e. no current flow  
(fig.2.4). Voltage in a solar cell is created by the photovoltaic effect.
The photovolta ic effect relies upon the creation of a potentia l difference across the p-n 
junction of a semiconductor material in relation to  light input into the material. As 
discussed previously, light generated carriers only contribute to  current generation if they 
make it to  the depletion region of the cell. When the cell is short circuited, carriers can 
freely leave the device as a current. Under open circuit conditions however no current can 
flow  as the term inals o f the cell are isolated from  one another. Since carriers are now 
unable to leave the device, a charge builds up as electrons and holes begin to accumulate 
(electrons in n-type and holes in p-type side of junction) as carriers are still being generated 
by the incident light. The Voc o f a cell is essentially the voltage value at which the current 
generated by incident light and the diffusion current are balanced, i.e. no current flow. 
Therefore the Voc corresponds to  the forward bias voltage, at which the dark current 
(current measured from  cell w itho u t illum ination) compensates the photo-current [8]. The 
equation fo r Voc relates to  this action:
Where: h  = Light generated current (current measured from cell under illumination)
I0 = Saturation current (current flow caused by the drift of minority carriers across 
the junction)
Similar to the Isc, as the current is dependent upon the area of the cell it is common to 
express the current as a density, therefore the equation becomes:
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Figure 2.4: Open circuit voltage of a solar cell [7]
(2.5)
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V o c = — \n ( J- +  l )q \ J o  J
Where: Jl = Light generated current density 
J0= Saturation current density
(2 .6 )
The saturation current l0 relates to  the amount of recombination in a cell since as l0 
increases, the current o f the cell drops:
I =  h  — h  [exp ( ^ ~ ) ]  (2.7)
The open circuit voltage is thus an indicator to  the amount o f recombination in the cell. A 
material w ith  a large band gap has a lower m inority carrier concentration and therefore the 
chances of recombination are lower. Therefore a cell w ith a larger band gap w ill have a 
larger open circuit voltage. This is demonstrated in fig .2.5. From the plot in fig .2.5 silicon 
(Eg of 1.12eV) has a maximum Voc of 0.7V. Such a high open circuit voltage would be found 
using high purity silicon substrates.
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Figure 2.5: Open circuit voltage w ith respect to  band gap energy 
2.2.3 Fill Factor (FF)
The fill factor is a ratio of the power that can actually be obtained from  a cell in relation to  
the maximum power derived from  the Isc multiplied by the Voc. The closer the FF is to  
unity the better perform ing a solar cell w ill be.
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Therefore the equation fo r FF is typically derived as:
F r  -  ( M ( V m p )  , 2  g v
(Isc) (Voc) '  ' '
Where: VMP is the voltage at the measured maximum power 
lMP is the current at the measured maximum power
The fill factor o f a solar cell is strongly affected by recombination and ohmic resistances
[9].The fill factor of a cell can be determined graphically by plotting the lscVoc and lMPVMPand 
then finding the ratio o f the area under each trace (fig.2.6)
I sc Voc
pp « ImpVmp _ Area A 
*  lscVoc Area B
Voltage
Figure 2.6: Graphical plot o f finding the fill factor o f a solar cell
From analysing the parameters that make up the efficiency equation, the importance o f 
each can be seen on the efficiency of a cell.
Looking again at the equation fo r efficiency:
_  (Voc)(/sc)(FF) (2  .
^ Pin ' ■ '
An increase in the Voc, Isc or FF w ill relate to  an increased efficiency. Each of the three 
parameters is affected by a d iffe ren t set of conditions related to  the cell. Recombination 
and other loss mechanisms resulting from  optical and ohmic issues ultim ately reduce these 
parameters and hence efficiency. For simplicity, the loss mechanisms have not been fu lly 
described in this chapter. Loss mechanisms w ill be fu lly analysed in the relevant sections of 
the fo llow ing chapter (Chapter 3).
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2.3 Silicon for Solar Cell Applications
2.3.1 Properties of silicon
Silicon has long been widely used and favoured for solar cell fabrication. The reason for this 
is not because it is the best material for such an application, but rather it is a material of 
which we have great knowledge due to its extensive use in the semiconductor industry. 
Manufacturing of silicon through to cell processing has been done so on the back of the 
wealth of information that has come from the microelectronics industry. Silicon is a 
semiconductor material that has the following interesting properties:
•  Silicon is abundant, making up over a quarter of the Earth's crust by mass
•  Intrinsic high quality pure semiconductor
•  Has a melting point of 1414°C
• Is an indirect band gap material
• Has a band gap of 1.12eV (absorbs in the visible spectrum)
Two important properties listed above for silicon in relation to solar cells include the band 
gap of the material and the indirect band gap nature of the material. From fig.2.7, as silicon 
has a band gap of around 1.12eV, this translates into a silicon solar cell only being able to 
absorb wavelengths shorter than llOOnm. When comparing the Si absorption spectrum to
that of what is available, it is easy to see that silicon absorbs over a relatively small area
compared to what is available from the sun. The fact that silicon is also an indirect band
gap material limits the material as an ideal candidate for solar cells. In such an indirect
band gap material, the absorption co-efficient is relatively small (compared to direct band 
gap materials) hence light must penetrate deeper into the material before it can be 
absorbed [10].
Despite the drawbacks of silicon as an ideal photovoltaic material, it's simple 
processing and low cost production, continues to make it the number one commercially 
adopted technology. Industrial cells are now capable of an efficiency of more than 20% [11] 
with laboratory produced cells edging ever closer to the theoretical efficiency limit of 
29.8% [12].
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Figure 2.7: Absorption o f a silicon solar cell compared to the solar spectrum [13]
2.3.2 Types of Silicon Wafer
Silicon solar cells require high purity substrates fo r efficient cells. Production often begins 
w ith  the reduction of silicon oxide and carbon in an arc furnace to  produce metallurgical 
grade silicon (99.0wt% Si) [14]. The metallurgical silicon is still not pure enough and must 
be fu rthe r purified to  create polysilicon. Polycrystalline silicon can be thought of as semi­
crystalline silicon which is next turned into mono-crystalline ingots (by Czochralski crystal 
growth) or into larger m ulti-crystalline ingots (by directional solidification) [15]. The result 
is either the form ation of monocrystalline silicon or m ulti-crystalline silicon which together 
account fo r nearly all the silicon solar cells produced. The difference between the tw o  
silicon materials differs in quality and therefore cost.
Fig.2.8 shows the difference in the structure of monocrystalline and m ulticrystalline 
silicon. M onocrystalline silicon has an ordered single crystal structure, w ith  each atom 
ideally lying in a pre-ordained position [16]. M ulticrystalline silicon on the other hand has 
regions of crystalline silicon separated by grain boundaries [16]. Because of the grain 
boundaries that exist in m ulticrystalline silicon, solar cells produced from  such a material 
exhibit lower efficiencies to  that o f a cell made from  a monocrystalline silicon substrate.
Although not strictly wafer based, o ther forms of silicon exist such as amorphous 
silicon (a-Si). Amorphous silicon has an irregular arrangement o f atoms unlike the 
substrates mentioned above, and typically produces lower efficiency solar cells.
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crystalline (c-Si)— atoms 
arranged in a regular pattern
m ulticrysta lline  or po lycrystalline
(poly Si)— regions of crystalline Si 
separated by grain boundaries', 
where bonding is irregular.
H atom dangling bond
am orphous (a-Si:H)— less regular 
arrangement of atoms, leading to 
dangling bonds', which can be 
passivated by hydrogen.
Figure 2.8: Crystal structure o f monocrystalline, m ulticrystalline and amorphous silicon [16]
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2.4 Wafer Based Silicon Solar Cell Topologies
Commercially available wafer based crystalline silicon solar cells typically adopt the form of 
the schematic in fig.2.9. This is referred to throughout this work as a conventional silicon 
solar cell due its overwhelming popularity. The popularity of the cell is mainly due to cost 
versus efficiency criteria. Such cells can offer efficiencies close to 19% [17] with a cost per 
watt of just $0.39 (USD) [18], due to the relatively simple processing steps required for such 
topographies.
A conventional solar cell structure (fig.2.9) is created by a number of difference processes. 
Full details on the construction and material choice for a conventional silicon solar cell will 
be given in the forthcoming chapters (Chapters 3 and 4). In brief, the main areas of a 
conventional cell include:
• P-N junction: The p-n junction of a silicon solar cell is produced using a p-type base 
substrate into which an n-type emitter layer is diffused. As previously discussed in 
this chapter the p-n junction is responsible for the photovoltaic effect.
• Anti reflective top surface: Silicon typically is highly reflective which would normally 
reflect the light away from the cell. To minimise reflection, the surface of the cell is 
textured onto which an anti reflective coating (ARC) is applied. The ARC layer used 
for conventional solar cells is almost exclusively silicon nitride (SiN). This ARC layer 
is also used to minimise the surface recombination of the emitter layer [19], hence 
this type of cell can also be known as a Passivated Emitter Solar Cell (PESC).
• Front Contact: The front contact of a cell is typically formed in a grid type pattern 
to keep shading losses to a minimum. Silver is used due to its good electrical 
properties and contact to the n-type emitter layer. The front contact has two roles. 
The first is to collect carriers from the cell to be delivered out to an external circuit. 
The second is to allow for external connections to be applied in order to connect 
the cells to one another or directly to a load. Tabbing wire is typically used to 
provide these external connections, which is simply a flat tinned wire than can 
easily be soldered onto the front silver contact. To allow for soldering of the front 
tabbing wire, conventional cells have slightly thicker 'busbar7 front contacts to cope 
with the high temperature (250°C) of the soldering process.
• Rear Contact: The back contact of a cell has three functions, to provide an electrical 
contact out of the cell, to allow for external connection and to provide a back 
surface field (BSF). As light is not incident on the rear of the cell, the back contact 
can be a large scale block contact. The contact provides a back surface field (BSF) 
which essentially provides a higher doped region at the rear of the cell that
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minimises rear surface recombination. The BSF repels carriers away from  the rear 
cell surface where they could otherwise recombine.
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rear
Figure 2.9: Schematic o f a conventional silicon solar cell [20]
Several crystalline silicon solar cell topographies exist other than the conventional design 
previously described. The main drawback of these other technologies is that they often 
require more advanced processing conditions which increase the cell cost. The advantage 
of higher efficiency however, means that in some lim ited applications, higher powered cells 
are required even if they cost more per watt. A real world example is fo r domestic 
installations where one is lim ited by roof space on a property. For this application, higher 
efficiency cells allow fo r a larger installation on the same area of roof space.
Below are some of the main alternative silicon wafer based cell topologies that are 
currently under investigation, tw o  o f which (HIT and BJ) [21] are currently in commercial 
production.
2.4.1 PERC (Passivated Emitter and Rear Cell)
The passivated em itte r and rear cell design is shown in fig .2.10. The topography is very 
similar to tha t of a conventional solar cell but uses a dedicated rear passivation layer, 
patterned to allow fo r point contact of the rear aluminium electrical contact to  the silicon 
base material. The addition of a rear passivation layer reduces rear surface recombination 
more than a BSF alone, and the layer also acts as an ARC thereby causing high internal 
reflection if the cell is sufficiently th in [22]. The enhancements that the cell topography 
creates allow fo r efficiencies higher than that of a conventional cell at around 19.3% [17].
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Figure 2.10: Schematic o f a PERC (Passivated Emitter and Rear Cell) silicon solar cell
[17]
2.4.2 PERL (Passivated Emitter Rear Locally-diffused) silicon solar cell
A passivated em itter rear locally-diffused silicon solar cell is designed to improve on the 
capability of a PERC cell previously described. A schematic of the cell structure is shown in 
fig .2.11. The cell topography differs only slightly to  that o f a PERC cell by the creation of 
rear local diffused p+ regions where the alum inium  contacts the cell. In the PERC cell, the 
areas where the evaporated alum inium  contacted the cell had no passivation layer, but the 
addition of a BSF in these areas, as in a PERL cell, overcomes the passivation issue [23]. The 
PERL cell essentially enhances the rear passivation of both a conventional cell and a PERC 
cell in order to  m inimise rear surface recombination in a silicon solar cell. Such 
developments have led to  recent PERL cells being 25% efficient [11].
Evaporated r  
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Figure 2.11: Schematic o f a PERL (Passivated Emitter Rear Locally-diffused) silicon
solar cell [24]
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2.4.3 Back contact solar cells
As the PERC and PERL cells have been optim ised fo r rear cell surface enhancements, back 
contact solar cells are focused upon improving the fron t of a silicon solar cell. Back contact 
cells typically demonstrate efficiencies around 20% [25]. Solar cells that fall into this 
category are grouped into three areas:
1. MWT (Metal Wrap Through)
2. EWT (Emitter Wrap Through)
3. BJ (Back Junction)
2.4.3.1 MWT (Metal Wrap Through) Solar Cell
The metal wrap through solar cell is shown schematically in fig .2.12. It has largely the 
appearance of a conventional solar cell, although there is one big difference which is that 
the fron t and rear electrical contact points are on the rear of the cell. In a practical 
application, a conventional cell is connected to, at both the fron t and rear of the cell using 
tabbing wire. The connection to  the rear contact is not an issue, but the external 
connection to  the fron t contact most certainly is. This is because a sufficiently large fron t 
contact busbar is required to solder the tabbing w ire onto. If the contact is too th in and 
narrow, the therm al stresses caused during the soldering process w ill ruin the contact [26]. 
Making the contact large enough to cope w ith such stresses, unavoidably shades the cell 
which in turn reduces the efficiency. The structure of the metal wrap through cell is 
designed to relieve the issue o f having fron t busbars on the cell. Instead a series of holes is 
laser drilled through the cell which allows fo r the fron t electrical contact to  be accessed on 
the back of the cell. Since the rear of the cell does not have any constraints in regard to 
shading losses (as light is only incident on the fron t), large electrical busbars can be 
fabricated.
n-contact
Antireflection 
layer \
n( -diffusion -— .
n+-diffusion
p-contact
Figure 2.12: Schematic of a M W T (Metal-W rap-Through) Solar Cell [27]
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2.4.3.2 EWT (Emitter Wrap Through) Solar Cell
The em itte r wrap through solar cell is shown schematically in fig .2.13. The structure 
addresses the same issues that the MWT cell was designed to  improve. This tim e however 
instead of only moving the fron t electrical busbars to  the rear of the cell (as in the MWT), 
the entire fron t contact including the silver gridlines are moved to  the back. Having no fron t 
contact on the surface of a cell improves the area of the cell to  which light can enter 
compared to  a conventional cell that can have shading losses as high as 10 to 15% [28]. The 
cell still employs the use o f a top n-type em itter, but it is attached to the bottom  by a series 
o f small pathways that run through the cell. By this mechanism, the EWT cell performance 
is over a wide range nearly independent o f the cell thickness to  d iffusion length ratio [26].
n ' -d iffu s io n
Figure 2.13: Schematic of a EWT (Em itter-W rap-Through) Solar Cell [27]
2.4.3.3 BJ (Back Junction) Solar Cell
Back junction solar cells as shown in fig .2.14, not only have both sets of contacts at the rear 
of the cell, but also have the em itte r base junction located there also. By having the 
junction at the rear o f the cell, e lectron-hole  pairs are generated in a high-lifetim e bulk 
region w ith in  the bulk silicon near the rear of the cell, and are collected at interdig itated 
diffused junctions on the rear side o f the cell [26]. The absence o f metallisation from  the 
fron t o f the cell as in EWT cells, allows fo r more light to  enter the cell. The biggest 
advantage of this topography is that there is no need to  conduct the current along the 
em itte r as w ith  front-contacted cells, hence there is no trade-o ff between series resistance 
and grid shading and the rear junction can be optim ised in terms of the lowest saturation 
current only [26].
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base contact grid
p-type bulk
n-type e m itte r
em itte r contact grid 
Figure 2.14: Schematic of a BJ (Back Junction) Solar Cell [26]
2.4.4 LGBG (Laser Grooved Buried Grid) Solar Cell
From the previous rear contact cell designs, the main focus was to  reduce the fron t contact 
area of the cell w ithou t degrading efficiency or creating additional problems related to  cel! 
interconnection. Another quite d ifferent approach to reducing metallisation shading losses 
is incorporated in the design of a laser grooved buried contact cell as shown in fig .2.15. In 
the design of such a cell, the metal gridlines are buried inside the substrate by creating 
laser grooves (contacts lie flush w ith  the top of silicon surface whilst retaining a large 
contact area). A selective em itte r is also produced fo llow ing the contour of the groove. The 
burying o f the contacts allows fo r a larger area of contact to be used so that contact 
resistance is reduced w ithou t increasing shading loss [21]. In fact the structure actually 
allows fo r a shading loss reduction from  10 to  15% in a conventional cell to  only 2 to  3% in 
a LGBG device [28]. Such cells have achieved an efficiency o f 17.5% under standard A M I.5 
conditions but have achieved over 19% when used w ith  50x concentration of light [29]. 
Because of the increased contact despite lower shading effects, LGBG solar cells are often 
used w ith  light concentration to  fu rthe r enhance the ir electrical power output.
buried contacts
n+ +
p-type wafer
Figure 2.15: Schematic of a Laser grooved buried grid (LGBG) silicon solar cell [30]
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2.4.5 HIT Solar Cell
The heterojunction w ith  intrinsic th in  layer solar cell originally developed by Sanyo is not 
strictly a typical wafer based silicon solar cell, but is included here due to  its ever increasing 
popularity due to  attractive efficiencies of 24.7% [11]. The HIT cell schematic (fig.2.16) is 
d ifferent in several ways to  that o f a conventional wafer based silicon solar cell. The use o f 
an amorphous silicon (a-Si) em itte r layer and additional intrinsic a-Si junction are the main 
differences along w ith  a transparent conducting oxide film  on the top of the cell. By 
inserting the high-quality passivation intrinsic a-Si layer, the defects on the c-Si surface can 
be effectively passivated, and a higher Voc can be obtained [31]. The a-Si layer also 
enhances the absorption capabilities of the cell due to the d ifferent band gap it possesses. 
Being able to  effectively absorb over a greater wavelength range ultim ately relates to  a 
higher possible efficiency.
Contact
Figure 2.16: Schematic of a HIT (Heterojunction w ith Intrinsic Thin layer) Solar Cell [27]
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Chapter 3: Literature Review
3.1 Thin Crystalline Silicon
In order for photovoltaic (PV) generated electricity to compete against the cost of 
conventional fossil fuelled energy, substantial cost reductions are still required despite the 
recent drop in solar cell prices. Currently, silicon PV cells dominate the solar electricity 
systems market with a 90% share [1]. The cost of the silicon starting material for such 
devices totals 50% of the cost of the entire cell [2]. It is imperative therefore that the 
amount of silicon be kept to a bare minimum in order to produce efficient low cost solar 
cells. A minimum silicon substrate thickness of 40pm is required in order to obtain the 
maximum theoretical possible efficiency from a cell [3]. This is because most of the optical 
absorption in a silicon solar cell takes place within the first 30pm of the substrate [4], which 
can be seen from fig.3.10 in 3.2.1.2. It is important to note however, that decreasing the 
thickness of a cell reduces the optical path length of the light (distance light can travel 
inside the cell) and therefore light trapping methods are very important. In theory by 
having ideal Lambertian light trapping, the optical path length can be increased by 50 times 
leading to efficiencies of 26% from a 1-pm-thick cell [5]. In fact by optimising light trapping, 
Chutinan et al [6] produced a 20 pm thick c-Si with an efficiency of 21.3% which without 
trapping would be significantly lower. Having thin cells not only reduces cell cost but a thin 
cell leads to reduced bulk recombination, hence a higher possible Voc, FF and efficiency.
Commercially, crystalline silicon wafers are cut from solid ingots almost exclusively
using wire sawing technology. Wire sawing processes create a lot of waste material from 
the cutting of silicon. Such waste is often referred to as kerf-loss, and can be as much as 
50% of the material consumption (cut one wafer, lose another as waste scenario). Since the 
mainstream arrival of silicon wire sawing in the mid 1980's [4], the thickness of wafers 
produced have continued to fall, these days wafers around 180pm are common [5]. 
Despite continued developments in thinner wire and state of the art abrasives, alternative 
techniques have emerged to produces thinner silicon substrates that wire sawing alone, 
would be unable to produce. Such methods include:
•  Deposition of silicon onto a substrate
•  Wafer layer transfer processes
• Silicon wafer etching
• Cleaving away a layer of the silicon wafer
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As this work focuses around wafer based silicon solar cells, fu rthe r investigation w ill be 
focused around th in c-Si wafer based techniques.
3.1.1 Layer transfer processes
Layer transfer processes typically involve epitaxial deposition/grow th of polycrystalline 
silicon on a monocrystalline silicon substrate. Simply growing the layer on the surface of a 
standard wafer would prove d ifficu lt fo r subsequent detachment of the layer after growth. 
Novel processes have been developed to  create boundary layers which can aid in the 
removal and w ill be covered here. Layer transfer processes developed include:
• VEST (via hole etching fo r the separation of th in  films): The VEST structure is shown 
schematically in fig .3.1. Epitaxial growth of silicon is performed onto the surface of an 
oxidised silicon wafer. Holes through the epitaxial layer allow fo r subsequent etching of 
the Si02 layer thereby detaching the silicon film  [7],
Holes
IIIIKl l l l l
Si02 Layer
Silicon Wafer
Figure 3.1: Schematic o f VEST structure
• Porous Silicon weakening layers: A porous silicon layer is formed on a wafer which
essentially is a weak silicon layer due to  empty voids. Depositing a silicon layer on top 
o f such a weak substrate enables the PSi layer to  be removed, detaching the deposited 
silicon layer. Issues around epitaxial growth on such a porous layer have been 
overcome by novel approaches such as the ELTRAN (epitaxial layer transfer) process 
[8]. In the process (shown if fig .3.2), the top o f c-Si surface (10pm) is converted into 
porous silicon (PSi). Oxidisation inside the pores allows fo r only the top  surface o f the 
PSi layer to  close up during a high tem perature annealing step. Epitaxial growth is then 
performed on the closed up PSi top surface. In the next step, the back o f the wafer is 
ground down up to  the porous silicon layer. Etching is then performed which removes 
the porous silicon layer quicker than the epitaxial grown layer. The result is a th in film  
epitaxial wafer.
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Figure 3.2: Schematic process flow  of ELTRAN [8]
•  TIPT (thermal-stress induced pattern transfer): This technique enables an epitaxial 
grown silicon layer to  be removed from  the substrate using a metallic layer [9] as 
shown in fig .3.3. The difference in thermal expansion co-efficient between a metallic 
paste and the substrate onto which the layer was grown, allows fo r detachment of the 
layer after a heating cycle. Essentially during the annealing cycle, the metallic layer 
bonds to the epitaxially grown silicon. Upon cooling the difference in therm al 
expansion between the metallic layer and the substrate wafer, causes the metallic layer 
(bonded to epitaxial silicon) to  detach from  the substrate.
substrateUltra-thin Si
c-plane sapphire substrate
Epitaxial Si growth at 200°C
Chemical cleaning
Thermal annealing at 550-850°C
Peeling from substrate
Metal paste printing
Figure 3.3: Schematic process flow  of TIPT [9]
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3.1.2 Etching
Etching techniques have long been investigated to  create th in silicon substrates, 
although etching unifo rm ity  and duration have proved troublesome. Some techniques 
have emerged however tha t can overcome these barriers.
•  Sliver cell concept: The sliver cell concept makes use of the alkaline etch 
selectivity fo r (100) surfaces to  form  deep narrow grooves in suitably masked 
wafers oriented such that a (111) plane is perpendicular to  the wafer surface
[10]. The result is the fabrication of th in  silicon strips as shown in fig .3.4.
Silicou Wafer
Grooves
Groove
Silicon
0 1 nun 0 O'iinni
Figure 3.4: Schematic of the Sliver cell process [10]
• Silicon m illefeuille: Meaning one thousand layers of silicon, is a process similar 
to  tha t o f the Sliver cell concept but instead porous silicon structures are 
created using a lithography mask. Subsequent high tem perature annealing 
creates the m illefeuille  structure as shown in fig .3.5 [11].
litho etching annealing multilayer
Figure 3.5: Schematic of the silicon m illefeuille process [11]
•  Magnetically guided etching: The process of magnetically guided etching works 
on the principle of metal assisted etching. This technique however uses 
magnetic layers in between the noble metallic layers so that etching under the 
noble metal layer can be steered by moving a magnet [12]. The schematic of 
the process is shown in fig .3.6.
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Figure 3.6: Schematic o f the magnetically guided etching process [12]
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3.1.3 Silicon Cleaving
Silicon cleaving processes potentially allow for a standard 600pm thick silicon wafer to 
produce several solar cells. Essentially the techniques adopted, allow for detachment of 
thin silicon foils from a wafer. Despite its excellent potential for low cost solar cell 
substrates, few methods exist which are simple and cost effective.
•  SC (Smart cut): Ions are implanted into a c-Si wafer at a specified depth. High 
temperature annealing processes causes voids created by ion implantation, thereby 
cleaving the wafer to the desired thickness [13].
• PSi (Porous silicon) weakening layer: Similar to the method for epitaxial layer removal, 
a PSi layer can be etched into a silicon wafer by chemical etching techniques. As the 
layer is weak it can be detached from the substrate by methods such as bonding it to 
another substrate and simply pulling it away [14].
• Exfoliation: Silicon exfoliation is a very promising technique recently developed, that 
allows for thin c-Si foils to be exfoliated from a parent wafer using simple processing 
equipment. There are two main techniques being researched which are quite similar to 
one another:
o Slim-Cut (Stress induced liftoff method): The slim cut process is another kerf loss 
free process of producing thin silicon substrates. Originally developed by IMEC, it is 
similar to the TIPT method in that a screen printable metallic paste is used. Instead 
of using the thermal mismatch to pull away an epitaxial grown layer, the slim-cut 
method uses the stress induced to exfoliate a layer from a monocrystalline silicon 
substrate [15-17]]. The schematic of the Slim-cut process is shown in fig.3.7. The 
process adopts simple screen printing and firing techniques that already exist as 
part of standard silicon solar cell production. Solar cells processed from 50|im thick 
cells with no additional processing have already achieved 10% conversion efficiency 
[15].
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Figure 3.7: Schematic of the Slim-Cut Process [16]
o SOM (Silicon on metal): The SOM method is very sim ilar to  that of Slim-Cut but
relies upon the electrochemical deposition o f a metallic fo il as well as the
incorporation of hydrogen into the silicon during plating [18]. Once again the
thermal expansion mismatch between the materials is used to  create therm al 
stress during a heating and cooling step to  exfoliate a silicon layer [19]. A schematic 
of the process is shown in fig .3.8. Un-optim ised silicon heterojunction cells 
processed using 25pm substrates achieved 13.5% efficiency [20]. Little detail is 
given in the literature concerning the effect of the hydrogen incorporation during 
the plating process. It is most likely used as an implantation layer to  aid in the 
cleaving process.
dielectric
c-Si wafer c-Si w afer ~ ► c-Si wafer
(a) Starting w afer (b) Doping (c) Passivation
M eta l Ag grid
M eta l
Exfoliated c-Si
c-Si w afer
c-Si wafer M etal
(d) Electrochemical 
metal deposition (e) Exfoliation (f) Heterojunction
and w afer reuse an(j metallization
Figure 3.8: Schematic of the SOM Process [20]
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3.1.4 Summary
From the review into methods of producing thin wafer based crystalline silicon substrates, 
several techniques have been analysed. The reduction of silicon material used for cell 
production can bring about significant cost savings, due the cost of the starting substrate. 
Multi-wire sawing is commercially used to produce silicon solar cell substrates around 
180pm thick. Due to the 'cut one, lose one' kerf loss issue, much of the material is being 
wasted by the process. The diameter of the wire ultimately dictates the kerf loss and this 
technique is struggling to produce wafers thinner than those currently produced (180pm).
Several methods have been developed to produce thin silicon substrates using 
alternative techniques to that of conventional wire sawing. Processes that deposit epitaxial 
silicon have emerged, although expensive equipment is often required as well as the 
additional expense of modified carrier wafers. Various etching techniques have been 
researched and developed to produce thin c-Si foils. The photolithography masks that are 
often needed, coupled with slow etching rates, once again limits such technology. Cleaving 
of silicon wafers by ion-implantation involves additional equipment and hence increased 
costs.
Of all the thin wafer based processes evaluated, the exfoliation of silicon was found 
to have the best real world potential. The Slim-cut method developed by IMEC uses simple 
equipment, common to the industry, to produce thin silicon foils. By the simple application 
of a screen printed metallic layer followed by a high temperature step, thermal stress is 
induced during cooling which can exfoliate thin foils. Experimental studies developing these 
wafer exfoliating techniques are reported in Chapter 5.
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3.2 Solar Cell Optical Loss
3.2.1 Optical Losses
Optical losses in the area of photovoltaics are an important loss mechanism since cells rely 
on the absorption of photons and subsequent conversion of this energy into electrical 
energy. Any light that is not successfully captured by the cell does not contribute to current 
generation. Since the efficiency of a cell is dependent upon the amount of light energy 
incident on the cell in relation to energy out, optical losses inherently reduce the efficiency. 
The three mechanisms for optical losses are related to:
1. Shading by front electrical contacts
2. Reflectivity of the surface of the cell
3. Inefficient or ineffective absorption of photons within the cell
3.2.1.1 Solar Cell shading
The shading effect of the solar cell front contact is a necessary loss which is kept at a 
minimum. A good electrically performing contact is required which inevitably will cause 
shading by taking up useful active area of the cell. The contact must be narrow enough to 
minimise shading losses but wide enough to minimise series losses. The solution is for tall, 
narrow contacts of very low resistivity to be formed on the cell surface.
3.2.1.2 Solar Cell Reflectivity
The reflectivity of the surface of the cell dictates how much light will be able to enter the 
cell and have a chance of contributing to light generated current. If the surface of the cell 
acts as an ideal reflector, the entire incident light will simply be reflected and no current 
generated. In contrast if the cell is perfectly non-reflective, all the light will pass through 
into the cell where it has a chance of being harnessed (subject to the band gap of the 
material used etc). The ideal reflectivity of a cell would be as low as possible over the range 
of wavelengths a cell can efficiently absorb for electron hole generation. Unfortunately, 
this is the ideal case; in practise suppression of reflectivity is wavelength dependent. 
Reflectivity of the surface of a cell is the largest contributor to reflective losses. Silicon 
wafers used by the semiconductor industry have a mirror-like polished flat surface which is 
depicted in fig.3.9. As in a conventional reflective mirror, a large proportion of visible light 
is reflected. As silicon solar cells are specifically developed to harness energy in the visible
- 4 9 -
range, such a reflectiv ity is detrimental to  the efficiency o f the PV device. Making the 
surface more m att-like in appearance reduces reflection considerably. For crystalline silicon 
cells, this is prim arily achieved by tw o  methods often used together to  fu rthe r enhance 
anti-reflective properties:
1. Surface texturing o f the silicon substrate
2. Deposition of an Anti Reflective Coating
Wavelength (nm)
Figure 3.9: Reflectivity o f a polished fla t silicon substrate
3.2.1.3 Solar Cell Absorption
Absorption in a solar cell is im portant as it dictates how much o f the light that is not 
reflected from  the surface of the cell w ill actually be absorbed by the cell creating electron 
hole pairs. The absorption in a cell is dependent upon:
1. The material used to produce the cell
2. The thickness o f the solar cell
The material o f the solar cell is a spectrally selective absorber meaning that the material 
used fo r the cell dictates the photon wavelengths that can be absorbed. The band gap of 
the material used fo r the cell is responsible for this. Photons w ill only be absorbed if their 
energy is more than or equal to  the band gap energy.
The thickness of material is also im portant fo r absorption. This is because each
wavelength interacts d ifferently w ith  silicon. Some wavelengths penetrate deeper into the
material than others before they are absorbed. The depth at which a wavelength w ill be 
absorbed by the material is called the absorption co-efficient (denoted by the Greek le tter 
a) and once again is material dependent. Therefore if the cell is too th in  some longer 
wavelengths can pass through the cell w ithou t being absorbed. The actual absorption
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depth o f a specific wavelength can be found by taking the inverse of the absorption co­
efficient. Since the absorption depth changes fo r each wavelength, the depth fo r a material 
is stated as the distance into the material at which the light drops to about 36% of its 
original intensity [21]. The absorption depth of wavelengths fo r a silicon substrate is shown 
in Fig.3.10.
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Figure 3.10: Absorption depth fo r silicon [22]
From fig .3.10 it is apparent that in order to  absorb all photons w ith  energy above the band 
gap (llO O nm  wavelength and below), the cell would have to  be over 1mm thick. Such a 
thickness is impractical fo r tw o  reasons:
1. Crystalline silicon is an expensive semiconductor material and using a thick substrate
would increase the cost o f cells dramatically. The cost o f silicon in a typical c-Si solar
cell (180pm) can account fo r up to  50% of the entire cell [23].
2. A light generated carrier is only guaranteed to  be absorbed w ith in  one diffusion length
of the depletion region (p-n junction). Further away from  the region the collection
probability decreases. Therefore carriers generated deep into the silicon stand little  
chance o f being collected and typically recombine. In fact the m inimum required 
thickness of a c-Si solar cell from  theoretical calculations was estimated to  be only 40- 
60pm [24].
Absorption is mostly material related it and ways to  theoretically increase the thickness of 
a cell w ill be analysed fu rthe r in relation to anti-reflective techniques. Back reflector 
techniques can be adopted in a cell to enhance the theoretical thickness o f the cell by 
reflecting light back through the cell o ff the rear contact, essentially doubling the apparent 
thickness of the cell.
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3.2.2 Reflectivity Suppression
As previously mentioned, the reflectiv ity of a silicon solar cell is detrim ental to  its 
efficiency. Reducing the surface reflectiv ity is essential to  maximise the performance of the 
cell and suitable methods and materials must be adopted to  suppress reflectivity over the 
spectrum of which the cell can perform. Two methods are commonly used fo r crystalline 
silicon solar cells, the application o f an anti-reflective coating (ARC) and surface texturing o f 
the substrate. This section w ill focus upon the theory around both of these techniques in 
lowering cell reflectivity.
3.2.3.1 Anti Reflective Coatings
An anti-reflective coating is a transparent th in  layer of non-absorbing material w ith  a lower 
refractive index (than that o f silicon) on top of the cell that is designed to  suppress 
reflection by deconstructive interference effects [25]. Deconstructive interference occurs 
when the wave reflected from  the ARC is out o f phase w ith  the wave reflected from  the 
surface of the silicon substrate as demonstrated in fig .3.11. As the name of the principle 
suggests, deconstructive interferences results in the waves cancelling each other out, so no 
reflection occurs.
Light
Deconstructive 
Interference
■■above
I I a r c
n  below
Figure 3.11: ARC deconstructive interference effects
The thickness of an ARC layer is very im portant in achieving deconstructive interference 
and the layer must be one quarter of the wavelength o f the incident light. The result is tha t 
the wave reflected from  the silicon substrate travels half a wavelength more than tha t 
reflected from  the ARC layer so they meet deconstructively. The thickness/depth of the 
ARC is therefore defined as:
d = T t  (31»
Where harc is the refractive index of the ARC layer
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The refractive index of the material must be chosen so that both the waves perfectly cancel 
each other out. This is determined from the geometric mean of the refractive indices of the 
materials at both sides of the ARC and therefore defined as:
ttARC = Vriabove X flbelow (3 .2 )
Where: n above is the refractive index of the material above the A R C  
flbelow is the refractive index of the material below the A R C
As the above equation returns exact values for the refractive index required, materials
should be chosen with a refractive index as close as possible to the one calculated. It is also
important to note that as the wavelengths of light changes, so will the thickness calculation
for the ARC layer. It is thus impossible to have a perfect ARC for each incident wavelength
and in practice it is common to use a wavelength of 600nm for the calculations because this
wavelength is close to the peak power of the solar spectrum [25], As an example, for a
crystalline silicon solar cell using a single quarter wave ARC, the required refractive index
for the ARC (assuming a cell to air arrangement) would be:
TlARC  = Vllabove X  Flbelow = VnAir X  Flsi = V l  X  3.5 = 1.87
Therefore with an ARC of Harc = 1.87, the optimum thickness of the ARC using for a 
wavelength of 600nm would be:
i ^ 600 n r\a = ------= ---------- ~ 80nm
4Marc 4X1.87
Therefore for the silicon to air interface at 600nm wavelength, the ARC should have a 
refractive index as close to 1.87 with a depth 80nm. It is important to mention however 
that solar cells are often mounted into panels so that the silicon no longer has an air 
interface but now a glass one instead. Repeating the above calculations for a Si to Glass 
(ng,ass-1.5) interface, an ARC should have a refractive index of 2.29 at a thickness of 66nm, 
to completely suppress reflectivity at a 600nm wavelength. These values closely match that 
of a SiN ARC, hence it's widespread use. Fig.3.12 lists the refractive index for several 
commonly used ARCs. More than one ARC layer can also be used for suppression of 
reflectivity, however process costs must be considered with respect to enhanced 
performance.
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ARCS "•re (nm)
SiO, 1 4 116
SI3N4 2 81
ZnS 2 25 72
ZnO 2 81
MgF: 1 4 116
TiO, 2 5 65
SnO, 1 9 86
SiN, H 19-2 4 68-86
Por Si (1 2-2 2)* 74-135
* For porosity from  52% to  80%
Figure 3.12: Refractive index and related depth of common ARC coatings [26]
3.2.3.2 Light Trapping - Surface Texturing
Deposition o f an ARC has been found to be an effective method of suppressing reflectivity. 
Another method commonly used in silicon photovoltaics is surface texturing. Surface 
texturing physically makes the surface rougher so there is an increased chance of reflected 
rays bouncing back onto the surface [27] as shown in fig .3.13. Texturing can also change 
the path o f the light through a cell. Light entering a textured substrate is tilted  w ith respect 
to  the cell normal allowing fo r photo-generation to  take place closer to the p-n junction, 
leading to enhanced collection efficiency [25].
Light
Optical path change
Figure 3.13: Optical effects of surface texturing [25]
The angle at which light is refracted into the cell can be found by rearranging Snell's Law:
02 =  s in -1 (3.3)
Where: n xand n2 are the refractive indexes of the first and second materials respectively 
f^is the angle of incident
For monocrystalline silicon solar cells, the crystallographic planes exposed after KOH 
etching make the angle of incident 54.7° due to  the pyramidal structures that are etched
[28]. A typical textured monocrystalline silicon surface is shown in Fig.3.14.
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Figure 3.14: SEM o f the surface o f textured monocrystalline silicon w ith exposed Si
pyramids
Such a structure is form ed during isotropic etching of (100) silicon which is used as an 
industry standard process. Such etching exposes the {111} planes on which the etching rate 
is lowest [25].The anisotropic etching profile  fo r a (100) silicon wafer is shown in fig .3.15.
(100)
(ill)
547 Silicon
Figure 3.15: Anisotropic etch profile fo r (100) silicon wafer [29]
Unfortunately the process of texturing increases the likelihood of surface recombination 
due to the disruption of the silicon lattice and resulting dangling bonds. Fortunately as 
texturing is often used in conjunction w ith an ARC, the addition of the ARC layer can help 
passivated these dangling bonds, especially hydrogen rich nitrides. An ARC can be ta ilored 
to  serve as not only an anti-reflective coating but also as a passivation layer. The ARC layer 
essentially ties up all the dangling bonds and reduces surface recombination losses that 
would have been increased by the texturing process. Some ARC layers are also hydrogen 
rich and a high tem perature anneal after ARC deposition can reduce bulk recombination in 
the cell as well as surface recombination through hydrogen passivation of defects.
Eli Yablonovitch found that the increase in absorption in a solar cell due to  a 
standard textured surface had a lim it [30]. He stated tha t the absorption could only be 
increase by a factor o f 4n2 [30], where n is the refractive index of the semiconductor 
material. It is im portant to  note that this theory is not applicable w ith nanoscale structures
[31]. Fig.3.16 shows the reflectiv ity suppression capability of both texturing and the 
deposition of a silicon nitride ARC, on a silicon substrate. Reflectivity can be suppressed 
from  30% (polished silicon substrate) to below 5% for a textured silicon substrate applied 
w ith  a SiN ARC layer.
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Figure 3.16: Reflectivity suppression of texturing and ARC techniques
3.2.3 Review of Anti-Reflective Technologies
Reflectivity suppression in photovoltaics is a vast research field that continues to grow. As 
with other reviews conducted for this thesis, the main focus will be around reflectivity 
suppression for wafer based crystalline silicon solar cells. Despite commercial 
manufacturers of c-Si cells adopting relativity simplistic anti-reflective techniques, research 
has provided a wealth of other processes which are often able to reduce reflectivity 
further. As with all other parameters relating to cell manufacturing, the improvement in 
cell efficiency must outweigh the extra cost associated with the process.
The review into reflectivity suppression will be separated into two distinct 
categories: anti-reflective coatings (ARC) and light trapping texturing of silicon. Between 
the two categories there are cross over technologies, although ARC will include methods 
that have a strictly deposited layer onto the surface of the cell. The light trapping 
investigation will deal with techniques that physically modify the surface of the silicon.
3.2.3.1 Anti-Reflective Coatings
Anti Reflective Coatings applicable to crystalline silicon cells range from quarter wavelength 
coatings (typically used in industry) all the way through to coatings that apply novel 
nanoscale particles and wires. The main types of ARC coatings are detailed below:
• Commercially applied coatings
Commercially applied anti-reflective coatings for c-Si cells typically employ quarter 
wavelength technologies. Therefore coatings used have a refractive index as close 
to 1.87 (for Air to Si) or 3.27 (for Glass to Silicon) as possible. The main coatings 
adopted are:
- 5 6 -
o Ti02/Si02: Titanium dioxide ARC layers were among the first used in screen 
printed cells [32]. As Ti02 has a band gap close to 2, it is a good material for 
an anti-reflective coating for silicon solar cells [33]. However, Ti02 has no 
surface or bulk passivation properties so it can only be used specifically as 
an ARC. [32]. Silicon Dioxide on the other hand has proven to be a good 
passivation layer for silicon [34]. Due to the good ARC properties of T i02 
and surface passivation of Si02, double layer ARCs adopting titanium 
dioxide coupled with a silicon dioxide passivation layer have been used [35- 
38].
o SiNx: Silicon Nitride is by far the most commonly used ARC for crystalline 
silicon solar cells. This is particularly due to its refractive index of 1.98 
which is very close to the optimal index at a 600nm wavelength. Silicon 
Nitride also offers good passivation [39] of silicon making it a good all 
round coating, hence its widespread use [40- 42]. Recent work by a 
colleague [43] demonstrated that the refractive index of a SiN ARC could 
be tailored to better match that required for an ideal coating at 600nm 
(previously calculated to be n=1.87). Using plasma enhanced chemical 
vapour deposition (PECVD) equipment, varying the ratio of ammonia (NH3) 
and silane(SiH4) process gases led to the production of a silicon nitride 
coating with a refractive index of 1.8652, very similar to the ideal (for a 
600nm wavelength) [43]. Fabricating textured silicon cells that were 
applied with this SiN ARC layer yielded enhancements in short circuit 
current, open circuit voltage, max output power, and fi p factor of 7.16%, 
4.17%, 30.1% and 15.6% respectively, compared to a textured silicon cell 
deposited with a conventional SiN ARC layer [43].
o Al20 3: Aluminium oxide is typically used more as a passivation layer than 
an ARC. Deposition techniques for the material are similar to that used for 
SiN, such as PECVD. Al20 3 has gained recent interest because it provides 
very good surface passivation on p-type emitters, as good as that of a Si02 
layer [44]. As many n-type silicon solar cell topographies have continued to 
grow in popularity, good surface passivation is required for p-type emitters 
and Al20 3 is able to satisfy the need, where SiN is unable to due to 
increased surface recombination effects. The main reason why Al20 3 is 
especially beneficial for the passivation of p-type silicon is because it has a
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high fixed negative charge density, which is useful for p-type Si passivation 
where the minority carriers (the electrons) are effectively shielded from 
the c-Si surface [45].
Nanoparticle coatings
Nanoparticle coatings are different to most other ARCs as they use different 
mechanisms for suppressing reflectivity. By tailoring the size, shape, and 
environment of a metal nanostructure, light can be manipulated in many unique 
ways [46], An excellent overview of plasmonic particles for solar cell reflectivity 
enhancement can be found in a review article by Mathew Rycenga et al [46]. 
Although the main research around plasmonic particles has been aimed at thin film 
devices [47, 48], some attention has been paid to using such particles for c-Si cells. 
Due to the relatively effective ARC and texturing for monocrystaHine silicon cells, 
plasmonic particles are typically investigated on microcrystalline substrates where 
larger anti-reflective gains can be made [49]. Limited success has been achieved in 
the use of plasmonic particles for c-Si cells due to issues around the underlying ARC 
which reduce the effectiveness of the particles [50]. The issues are mainly due to 
the ARC layer interfering with the light scattered from the particles. Another issue 
is related to parasitic absorption of nanoparticles which affect the performance of 
the technique by reducing light capture into the cell [51]. Despite this, several 
publications have been presented around the use of metal nanoparticles for c-Si 
use [52-54]. Fahim et al found that a 6.3% increase in photocurrent could be made 
by embedding gold nanoparticles inside the SiNx ARC of a textured mc-Si solar cell 
[50].
Nanowire coatings:
Another way of reducing reflectivity is by depositing vertically orientated 
nanowires. Nanowire coatings can be developed to have different refractive indices 
which can provide a gradual medium between the air and the semiconductor. Also, 
as the nanowires are fabricated in dense arrays, light trapping mechanisms exist 
reflecting light into the cell. Zinc oxide for instance has a refractive index of around 
2 which is very close to the optimal index for a 600nm wavelength, so depositing 
ZnO nanowires can decrease the reflectivity of a cell even further [55].
3.2.3.2 Light Trapping
Light trapping regimes in c-Si cells typically employ etching of the silicon surface to create 
structures that refract light, increasing the optical path length. Texturing in commercial 
cells is typically on the microscale often creating pyramid type structures. New techniques 
have and are currently being developed to create nanostructures with better anti-reflective 
properties:
•  Conventional Wet-Texturing
Texturing is the method of choice in the majority of industrially produced c-Si solar 
cells. Wet chemical texturing is a relatively simple technique of creating anti- 
reflective structures on the surface of silicon substrates. The main categories are: 
o Anisotropic Etching: As discussed previously, texturing is very dependent 
on the crystallographic planes of silicon. Alkaline etching of 100 orientation 
monocrystalline silicon wafers produces textured pyramids on the surface, 
each of which with angle of incidence 54.7°. This etching mechanism is 
known as Anisotropic Etching and is common place with the use of mono­
crystalline silicon solar cells. Common etchants for anisotropic etching 
include potassium hydroxide (KOH) and tetramethylammonium hydroxide 
(TMAH) [32]. The main difference between the two chemicals is that TMAH 
solution has higher undercut rate and lower (100) plane etch rate than KOH 
solution, and the (111)/(100) etch rate ratio of TMAH is two to three times 
that of KOH solution [56]. 
o Isotropic Etching: Micro-crystalline silicon substrates differ to those of 
mono-crystalline as the crystal planes are random in nature. Using the 
same etchants as that of mono-crystalline wafers would result in randomly 
formed pyramids that would not perform as well. Acid etching on the other 
hand is an isotropic process so does not rely upon crystallographic planes. 
This is often the method of choice for microcrystalline silicon cells and the 
saw damage caused from the watering process (wire sawing) is utilised in 
the etching process to provide a rough layer. A common etchant for 
isotropic etching include a solution of Hydrofluoric Acid (HF) and nitric acid 
(HN03) [32].
o Masking: By masking areas of the surface of the silicon wafer, custom etch 
structures can be produced with both anisotropic and isotropic etching. 
Masking is accomplished using photolithography by which a photoresist
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layer is deposited and subsequently exposed through a mask to produce 
selective windows, through which the material can be etched. Due to the 
chemical resistance of the photoresist layer, areas covered by resist are not 
etched. Inverted pyramid type structures can be produced using 100 
oriented silicon substrates using such a technique, which have better 
antireflective properties than simple anisotropic etching of conventional 
pyramid structures. Unfortunately the cost of the lithography process limits 
the use of the masked etching processes in the solar cell industry.
•  Nanostructures:
Aside from conventional micro textured silicon surfaces, research into the modification 
of the surface to create nanoscale features has gown immensely in the last decade. The 
excellent light trapping capabilities of nanostructured surfaces have been utilised in a 
wide range of solar cell technologies including c-Si cells. New equipment and processes 
have allowed for endless configurations and some of the main developments are 
shown below:
o Porous Silicon: Porous Silicon (PSi) is essentially a layer of silicon with a 
multitude of small holes causing the porosity. By tailoring the porosity of 
such holes, the layer of material can be tuned to a different refractive 
index. From fig.3.12 a PSi layer has a refractive index range of 1.2-3.2 and 
therefore could almost perfectly satisfy the ARC index parameter of 1.87 
(for Air to Si) or 3.27 (for Glass to Silicon). PSi also allows for light trapping 
in the pores so can also perform the role of a textured surface, essentially 
replacing the two stage commercial process (ARC and Texturing) with one. 
The band gap of porous silicon can also be varied once again with porosity 
to values of between 1.1 and 1.9eV [26]. Having such a material at the 
surface of the cell possessing a different band gap, can expand the spectral 
properties of a cell. If a photon has energy higher than that of the band gap 
it will be lost, usually as heat. For conventional c-Si this means that energy 
over 1.12eV will be lost. Having the addition of a PSi layer however means 
energy up to 1.9eV can potentially be converted. One of the largest 
drawbacks of a PSi layer on a cell is the increased surface recombination 
effect due to the high surface area of the PSi layer [57], leading to more 
dangling bonds which require passivation. Conventional passivation layers
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such as S i02 and SiN can however be used. Porous silicon can be produced 
in a number of ways including:
■ Chemical etching: Formation of porous silicon by etching in 
hydrofluoric acid and nitric acid (very slow process).
■ Metal assisted chemical etching (MAE): The etching process uses 
metal particles as a catalyst to  assist in the chemical etching of 
silicon in hydrofluoric acid and hydrogen peroxide.
■ Electrochemical etching: Formation of porous silicon in
hydrofluoric acid by using dc electricity.
Of the methods listed above, electrochemical etching and metal assisted 
etching are commonly used. The use o f electrochemical etching has been 
demonstrated to  provide a 15.5% silicon solar cell using a porous silicon 
anti reflective layer [58].
Recently there has been a lot o f research around metal assisted etching 
due to  direct effect on silicon pore properties that the metallic catalyst 
particles have. Fig.3.17 shows a schematic of a typical metal assisted 
etching process, in this case using silver as the catalyst. The process 
essentially consists of:
Metal particles or clusters are deposited onto the surface of the 
silicon substrate.
• The substrate is then transferred into a solution of hydrofluoric
acid and hydrogen peroxide.
Silicon that is in contact w ith  silver is oxidised by the presence of 
hydrogen peroxide and becomes S i02.
The silicon dioxide is subsequently dissolved by the hydrofluoric 
acid solution and the process repeated.
The result is the form ation of pits under the metal clusters.
C Si
Figure 3.17: Silver metal assisted etching process fo r the form ation of PSi
[59]
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o Fabricating ordered nanostructures
Being able to fabricate silicon structures of specific size, depth and shape 
can be very beneficial in creating anti-reflective structures. This is because 
tailoring the structures can allow for tuning of the diffracted light off the 
structures into the solar cell. Designing and fabricating each nanostructure 
often requires complex electron beam lithography (EBL) equipment, which 
over the size of standard silicon solar cell (156x156mm) would take a 
substantial amount of write time (as EBL is a direct write technique). The 
introduction of techniques such as Nanoimprint Lithography (NIL) has 
allowed for replication of nanostructures in a matter of minutes. With 
equipment aimed at commercial nanoimprinting continuing to evolve, so 
has the research into the structures. Structures that have been investigated 
in the literature include moth eye structures [60 - 62], nanowires [63, 64], 
nanopillars [65], nanopyramids [66], nanocones [67, 68] and nanospikes 
[69, 70]. Moth eye structures have particularly shown to have excellent 
anti-reflective properties, taking inspiration from the topography of a 
moth's eye in nature. Boden et al [62] demonstrated an array of silicon 
moth eye structures that only performed 5.1% less than an ideal anti- 
reflective coating. Put into perspective a single layer SiN coating was found 
to perform 13.9% less than the ideal [62].
3.2.4 Summary
From this literature review into anti-reflective technologies applicable to crystalline silicon 
solar cells, it is quite apparent that reflectivity suppression is a very important research 
area. In industry, c-Si solar cells use two separate processes. The first is chemical texturing 
of the silicon surface for light trapping, and the second is the deposition of an ARC which 
suppresses reflectivity by using deconstructive interference effects from quarter 
wavelength coatings. Texturing is often performed using KOH for monocrystalline (100) 
orientated wafers; whilst an acid etch of HF/HN03 is used for multicrystalline substrates. 
The refractive index of SiNx closely matches that of the ideal at a 600nm wavelength, hence 
it is commonly used as an ARC on both mono and multi-crystalline cells. SiNxalso provides 
surface and bulk passivation during an annealing process.
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Monocrystalline silicon cells that are textured and coated with an ARC have very 
good reflectivity suppression, better than that of multicrystal line equivalents due to the 
lattice structure for mono substrates. Due to this, most reflectivity suppression 
technologies in the area of c-Si focus upon mc-Si cells. Exciting research in plasmonic 
structures for ARC enhancement has been demonstrated but the use of conventional anti 
reflective coatings with the particles have been found to be challenging.
Alternatives to the standard texturing processes for silicon surfaces have shown 
great promise. Highly ordered arrays of Si nano pillars and moth eye structures have shown 
the ability to manipulate light incident upon a cell. Replicating such structures across large 
area solar cell substrates is still an issue, although nanoimprint lithography has dramatically 
reduced the amount of time nanostructures take to be replicated. The use of porous silicon 
is an extremely promising technique once issues around increased recombination have 
been addressed. A single PSi layer can remove the need for a separate ARC layer which will 
inevitably save time and cost. PSi can be fabricated using simple chemical etching 
techniques which can be easily adopted by cell fabrication lines.
From researching the area in depth it is my belief that as current anti-reflectivity 
methods are achieving relatively good results for cell manufacturers, changing the tried and 
tested techniques will be quite difficult to implement. It is very important to note however 
that as the amount of silicon for a cell continues to be reduced, alternative anti-reflective 
techniques might be required. Obtaining thin c-Si substrates from an exfoliation process for 
example could potentially disrupt the crystal lattice structure of the next potential cell. For 
(100) orientated wafers for example alkaline etching would no longer produce the required 
textured surface. Even for mc-Si substrates, having micro-textured surfaces might prove 
too large in comparison to the overall cell thickness which could be as thin as 40pm. In this 
case other light trapping techniques will be adopted not only to match the performance of 
standard textured surfaces but to exceed it.
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3.3 Solar Cell Metallisation
The main efficiency losses in a solar cell are related to reflection, recombination and 
electrical resistance (from metal contacts and bulk semiconductor resistances). 
Temperature also has a big effect upon cell efficiency. Here the effects tend to be material 
related and dependent on the temperature dependent carrier mobility and the thermal 
conductivity.
In this section, resistive losses will be investigated.
Resistive losses incurred by a cell are typically grouped as shunt and series resistances.
• Shunt resistance. A low shunt resistance is typically called a 'shunt' which can affect 
the electrical properties of a cell. A shunt is a local increase in the dark forward 
current of a cell which is typically caused by material defects or processing 
conditions [71].
• Series resistance in a solar cell is a parasitic, power consuming parameter that 
decreases the maximum achievable output of a cell [72].
3.3.1 Shunt Resistance
A comprehensive analysis of shunt resistance in crystalline silicon solar cells was
undertaken by Breitenstein et al [73]. The study identified the main types of shunts
separated into process and material induced shunts.
•  Process-induced shunts
1. Edge shunts: An edge shunt is caused when the emitter of the cell has not been 
fully removed from the edges of the wafer after the diffusion process. An 
alternative path is therefore provided by the shunt from the front to the back 
of the cell. This pathway allows for unwanted recombination for which energy 
is wasted.
2. Cracks and holes: Cracks and holes in a silicon wafer can allow subsequent 
diffusion of the emitter region to contact the back of the cell. In this scenario a
similar effect to an edge shunt is observed with carriers recombining and
releasing their energy as unwanted heat.
3. Schottky-type shunts: These shunts occur when there is a direct contact 
between the front metallic contact and the base region of the cell. In a well 
processed cell the thin emitter layer prevents this occurrence. A non uniform 
diffusion layer or over firing of the front electrical contact can lead to a punch
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through of the emitter region. Once again unwanted recombination occurs 
because of such contact.
4. Scratches: Scratches on the surface of a cell generate local recombination 
centres by disturbing the p-n junction of a cell. As the emitter region is typically 
only several hundred nanometers, a relatively insignificant scratch can disturb 
the depletion region leading to recombination.
5. Aluminium particles: Due to the use of aluminium as a back contact and back 
surface field for silicon solar cells, it is quite possible that the front of the cell 
could become contaminated with aluminium accidentally. Because of its very 
nature of creating a p+ back surface field on the rear of solar cells, annealing 
aluminium into an n-type emitter region would reduce its effectiveness. This 
p+region may be in ohmic contact with the base, but it also makes a tunnel 
contact to the emitter, thus producing a shunt [73].
• Material-induced shunts
6. Strongly recombinative crystal defects: Impurities and poor crystal quality 
during cell manufacture can lead to Shockley-Read-Hall (SRH) recombination 
where an energy state in a forbidden region is created trapping carriers. If both 
electron and hole move to the same energy state, they simply recombine.
7. Macroscopic Si3N4 inclusions: Sometimes during the crystallisation process of 
multicrystalline silicon ingots, Si3N4 are unintentionally grown and the 
recombination activity of interface states between Si and this Si3N4material are 
responsible for this type of shunting [73].
3.3.2 Series Resistance
The series resistance in a typical p-n junction silicon solar cell is influenced by the following 
[72] (which can be seen in fig.3.18):
The Front Contact
1. Front busbars
2. Front gridlines
3. Interface between front contact metal and silicon 
The Substrate
4. Emitter sheet
5. Bulk substrate
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The Back Contact
6. Back metal
7. Back busbars
Series resistance in a cell is very im portant and it can decrease the fill factor by 2.5% for 
each 0.1Q increase in resistance [74]. Of all the series resistance losses caused by metallic 
contacts, the top contact is most significant after sheet resistance. The top contact is used 
to  collect m inority carriers and due to  the ir low density, collection can be problematic [75], 
in part due to  the lim ited contact area tha t the fron t metallisation can have in relation to 
shading loss. The rear contact is used to  collect m ajority carriers. Coupled w ith  fu ll metal
coverage of the entire area of the back of the wafer and low base resistivity, the
contribution of the back contact to  the series resistance is m inimal [76]. Fig.3.18 shows a 
schematic of a typical silicon solar cell depicting the main series resistive losses:
Cel! Front Cel1 Rear
Back
Metallisation
Back
Busbars
Figure 3.18: Schematic of the main series resistive components in a silicon solar cell
Determining an accurate value of the series resistance can be d ifficu lt although a 
range of techniques have been demonstrated [77]. Typical electrical instrumentation 
utilised by solar sim ulator equipment, use the method of a comparison between one IV 
curve to that another p lotted at a d ifferent intensity [78].
The fron t contact o f a standard silicon solar cell is o f upmost importance as it is 
responsible fo r extracting m inority carriers from  the cell. Unfortunately, design of the fron t 
contact is not as simple as tha t of the rear. A trade-o ff between shading losses and series 
resistance exists. To allow as much light to  enter a cell, the contact dimensions ideally 
would be very small to  avoid shading. To have a low resistance however, the contact 
dimensions would be as large as possible and completely cover the top of the cell. 
Considering the tw o very d ifferent requirements, a specifically designed fron t contact is 
required on standard solar cells. One such design is illustrated in fig .3.19.
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Figure 3.19: Typical silicon solar cell w ith  tw o  busbar top contact arrangement
The fron t contact demonstrated in fig .3.19 has a series of metallic lines printed onto the 
surface of the cell. The lines are composed o f 3 vertical busbars and 65 th inner horizontally 
printed gridlines. The role of the th icker busbars is to  collect the current from  the finer 
gridlines to  be transferred out o f the device. The contact design allows fo r photons to  enter 
the cell through the regions between the gridlines. Such a fron t contact design is often 
referred to  as an 'H' contact due to  its layout. The fron t contact (gridlines and busbars) 
typically shade around 10-15% of the fron t surface [79].
To minimise shading yet maximise contact current carrying abilities, high aspect 
ratio contacts are printed. The resistance o f the contact line is proportionate to  its volume. 
Such tall yet narrow contact lines are depicted in fig .3.20.
Aspect Height (H) 
Ratio Width (W)
Figure 3.20: High aspect ratio fron t contact
Contact topologies such as the one demonstrated in fig .3.19 tend to  dominate the 
crystalline silicon (c-Si) solar cell market. Such dominance is due to tw o reasons. The firs t is 
that it is technologically easier to  produce rear and top contact silicon cells than other 
topologies such as back junction and buried contact cells. The second is that simple printing 
procedures can be adopted to print the contacts. Despite the widespread industrial use of 
standard printing processes, a number of advancements especially in fron t contact
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technologies have been made. This review w ill show that w orldw ide research has been 
conducted around areas such as:
• Silicon solar cell topographies (Back contact cells, Laser buried contacts, Selective 
emitters).
• Materials used fo r contacts (Silver, Copper, Nickel, Metallic Nanowires).
•  Deposition methods fo r fabricating contacts (Screen Printing, PVD, Plating, Aerosol 
Jet).
Front contacts in current use as well as novel fron t contacts w ill be reviewed fo r 
conventional cell topography in the fo llow ing section.
3.3.3 Conventional Metallisation
Before analysing d ifferent materials and deposition methods fo r fron t contact form ation on 
silicon solar cells, it is im portant to  review the current methods adopted to produce 
commercial cells. In industry, screen printing o f fron t and rear contacts is the method of 
choice. The rear contact, as previously mentioned, does not significantly contribute to  
resistive losses, so the focus o f this discussion w ill be the fron t contact.
Screen printing is a simple printing technique which essentially applies ink through 
a series of holes in a mesh onto the substrate below. Areas where ink is not required to  be 
deposited are masked so that no ink will pass through. Further details on the process can 
be found in Chapter 4. In commercially produced cells, the ink chosen to  print the fron t 
contact is predom inantly silver. Silver is typically chosen as it provides excellent 
conductivity (the best conductor of all the metals) and can easily be soldered to. Solder 
ability of a fron t contact is crucial as solar cells are often connected in series to provide a 
higher voltage solar panel. Conductive tabbing w ire is used to electrically attach one cell to  
another. Being able to  reliably solder this tabbing wire to  a cell is very important. Fig.3.21 
shows the connection o f one silicon cell to  another:
Figure 3.21: Solder tabbing w ire connection between solar cells
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Other than the qualities mentioned above, the fron t contact must also satisfy the fo llow ing:
• Low resistance contact formed between the silicon substrate and metallisation.
•  Contact must not penetrate through em itte r junction (short circuiting the cell).
•  Contact must adhere to the silicon substrate (not delaminate).
•  Must be able to  electrically contact silicon through the insulating native oxide and 
silicon nitride ARC coating.
•  Must have good current carrying capability.
All the above parameters are successfully achieved by developing a customised 
metallisation paste fo r top contact fo rm ation. Simply using silver particles suspended in a 
solution would not achieve the required result. Other materials are required in the paste in 
order to  satisfy each requirem ent o f the contact.
A typical silver paste fo r fron t contact metallisation on silicon cells consists o f [80]:
(i) Silver powder (70 to 80wt%).
(ii) Lead borosilicate glass fr it  Pb0-B20 3-Si02 (1 to  10wt%).
(iii) Organic components (15 to  30wt%).
The silver powder provides the conductive metallisation and requires high tem perature 
firing  to sinter the particles together to form  a conductive pathway. A representative firing 
profile  fo r a silver screen printable photovolta ic paste is provided from a paste 
manufacturer's datasheet [81] and shown in fig .3.22.
Duration >700°C -  2.5 sec 
Duration > 600°C '  5 s e c ....
1:173 003.9  00-34.6 00:433 
tiim(ninxc/t)
Figure 3.22:Typical firing profile fo r screen printable silver paste [81]
The organic components of the paste are mainly fo r prin tab ility  enhancement fo r high 
aspect ratio contacts. The most im portant part of the paste is the glass fr it. The glass fr it  is 
responsible fo r opening a w indow through the SiN ARC and adhering the contact to  the 
silicon substrate [82], The contact resistance of a fron t solar metallisation is strongly
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influenced by the interface between silicon and silver. With the glass frit playing a key role 
during this contact structure, much research has formed around what actually goes on 
during the contact formation [83-86]. A relatively recent review backed up by 
experimentation was reported in the book 'Silicon Wafer-Based Technologies' [87] and 
describes the contact formation as follows:
•  During the firing of the contact to the substrate, silver and silicon are both 
dissolved in the glass frit during the firing process. Mild etching of Si-bulk by the Ag 
supersaturated glassy-phase can occur.
• The amorphous SiN ARC is incorporated into the already-existing glass phase. A 
higher density ARC (deposited at 850°C through low-pressure) is more difficult to 
merge in the glass phase.
•  The generated lead (from the glass frit) then alloys with the silver forming silver 
crystallites from the liquid Ag-Pb phase.
• Ag particles do not sinter into a very compact structure and a porous Ag-bulk is 
formed, resulting in a complex contact structure. From the study, at least three 
different microstructures were found.
• The combination effects of glassy-phase and the dissolved metal atoms have a 
crucial influence on Ag-bulk/Si-emitter structures, and consequently, the current 
transport across the interface.
• On cooling down, silver precipitates and re-crystallize on the silicon surface as well 
as in the glassy phase. There is direct contact between isolated Ag crystallites and 
the Si.
•  Ag bulk is prevented from contacting the Si by a very thin glass layer (<5nm). Only 
Ag crystallites contact the silicon
• If there was no glass layer in between, the Ag would diffuse at least 5pm deep 
during the firing cycle and it would shunt the p-n junction
A High-resolution transmission electron microscopy (HR TEM) image of the thin glassy layer 
is shown in fig.3.23.
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Figure 3.23: HR TEM Image of contact interface between silicon and silver [87]
The path through which current flows from  the silicon to  silver contact has again received 
much attention. Two main theories have been suggested and debated, the firs t presented 
by Schubert et al [88] and the second by Ballif et al [89]. Schubert et al suggest that the 
current transport mechanism is through the th in leaded glass layer between the bulk silver 
and silicon substrate. Ballif et al believes however that the current transport is through the 
silver crystallites between the bulk silver and silicon.
The most recent debate over the current transport mechanism took place at the 
4th Workshop on Metallization fo r Crystalline Silicon Solar Cells [90]. The result from  the 
workshop was inconclusive despite new research aimed exactly at determ ining the 
mechanism [91]. It was concluded that both crystallites as Ag nano colloids can be found in 
screen printed contacts, and that a continuous leaded glass layer correlates w ith a low 
contact resistance [90].
The current commercial process fo r fron t contact form ation on crystalline silicon 
solar cells is not the only method available fo r contacts. In the last few years d ifferent 
printing processes and paste form ations have been developed, some of which are 
beginning to  enter industry. A comprehensive review has been undertaken here in order to  
highlight some o f the advancements. As w ith most research areas in photovoltaics, tw o 
primary areas have been focused upon. The firs t aimed at improving efficiency and the 
second tasked w ith  cost reduction. Due to the extensive breadth of research, techniques 
closer to meeting commercial demands w ill be discussed in more depth.
By far the tw o largest areas concerned w ith  fron t contact research is the choice of metal to 
use and the process to  apply it to  the cell.
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3.3.4 Materials for Metallisation
The choice of a metal largely depends on its ability to  perform the functions o f a fron t 
contact. The main qualities required o f the metal are to  have good conductivity, fo rm  a 
strong yet low resistance contact to  the silicon substrate and to  have good solder ability. 
Silver has long been used fo r such a purpose and the contact qualities are relatively well 
understood. It is also im portant to  note that silver does not oxidise during the firing 
procedure, which could drastically increase contact resistance. Unfortunately the cost of 
silver has increased substantially over the last few  years [92], so the hunt fo r a replacement 
material is o f interest. Below are metals investigated fo r replacing silver as a contact.
3.3.4.1 Nickel
Nickel is a very promising metal fo r fron t metallisation of silicon solar cells. The primary 
reason fo r such promise is that a lower contact resistance than that o f silver is measured 
between the nickel electrode and silicon substrate [93]. This is due to the d ifficu lty  of 
form ing an ideal ohmic contact between phosphorous doped n-type silicon and silver. 
Nickel contacts have been investigated as interface layers between silicon and that o f a 
standard silver contact. The schematic of a typical process is demonstrated by Baomin et al 
[94] and shown in fig .3.24.
Si
^SiNx 
v  n+ em iter 
C ontact 
opening
-Sputter Ni 
film
-  Screen print 
Ag lines
Etch Ni film 
Co-firing
Figure 3.24: Schematic of a fron t contact process using a th in nickel layer [94]
In fig .3.24 the nickel has been sputtered onto the silicon substrate. Another method 
typically used, is electroplating of the Ni layer [95]. One disadvantage of sputtering and 
plating of metallic layers is tha t higher processing tim e and cost is incurred compared to 
conventional screen printing o f contacts. It has also been suggested by Butler et al [96] that 
some of the nickel silicides that can form  during firing of the Ni contact to  silicon (at 200-
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700°C) are not suitable for contact use, although others were found to have lower contact 
resistance at different temperatures.
3.3.4.2 Copper
The use of copper as an alternative to a silver electrode is an obvious choice due to the 
similar electrical characteristics copper possesses. Copper is the second best conductor of 
electricity (the first being silver). Unfortunately unlike silver, Cu oxidizes easily in an 
atmospheric environment at temperatures of £200°C [97]. Such oxidisation restricts the 
temperature at which a copper contact can be subjected to, limiting printing conditions to 
expensive deposition and plating techniques. One research group [98] has developed a 
paste consisting of a copper-phosphorus (Cu-P) alloy which can withstand firing over 
200°C, to produce a low resistive contact. Unfortunately they found that when applying a 
copper contact directly to silicon, the inter-diffusion of the Cu and Si causes the formation 
of Cu silicide (Cu3 Si) that degrades the cell performance significantly due to diffusion of 
copper into the p-n junction causing shunting [98]. Other groups [99-101] have used plated 
copper successfully as a front contact by using nickel to form a silicide as a barrier layer to 
prevent direct contact of the copper with silicon.
3.3.4.3 Magnesium
Another useful metal for the interface layer, to decrease the contact resistance between 
silicon and silver, is magnesium. The decreased contact resistance is attributed to the low 
work function difference between Si and evaporated Mg [102]. Using this technique a 
silicon solar cell with 17.75% efficiency was obtained [102].
3.3.4.3 Transparent Conductive Contacts
Transparent conductive contacts have long been used for thin film solar cells. Recently they 
have attracted attention for crystalline silicon cells, 
o Indium Tin Oxide (ITO)
ITO is a commonly used transparent conductor in many applications from touch 
screens to thin film solar cells. In comparison little research into the use of ITO as a 
contact for crystalline silicon substrates has been conducted. The main reason is 
firstly due to the excellent performance of metal gridline structures on silicon and 
secondly due to cost and structural issues (cracking of the layer) arising from ITO 
contacts. Despite the problems, research has found that the addition of an ITO
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layer on c-Si can serve as a good ARC, whilst achieving a similar series resistance to 
that o f a silver contact [103]. Kim et al [103] found that a substantial reduction of 
Ag grid area (by less than one quarter) could be made using an ITO layer. This 
enhances the available area of silicon that can be illuminated, yielding an increase 
in current of 10.3% [103].
o M etallic Nanowires
Like ITO, the investigation of the use o f metallic nanowires fo r c-Si applications 
has been lim ited. Silver nanowires are the natural firs t choice due to  the well 
known electrical properties fo r the metal. One article published in 2013 
suggested that the application of a silver nanowire contact directly on a 
crystalline silicon substrate had previously not been demonstrated [104], The 
work found that such a silver nanowire mesh processed cell (depicted in 
fig .3.25) resulted in a cell efficiency o f 5.32% [104], No apparent depositions 
were made on a textured cell nor were comparisons made to  o ther fron t 
contact topologies. Gao et al [105] demonstrated that a series o f silver 
nanoparticles (deposited at the base of the pyramids only) sintered together on 
a textured silicon substrate can have the effect of a highly conductive nanowire 
contact. Silver nanowire contacts are fu rthe r investigated in Chapter 7.
Collection pad 
AgNW network 
Fmitter 
Base
Rear contact
Figure 3.25: Silver nanowire mesh top contact fo r silicon solar cell [104]
3.3.5 Formation of Metallisation
The choice of equipment used to  fabricate a contact is largely dependent upon the 
thickness, w idth  (aspect ratio) and material to be deposited. W ith high aspect ratio 
features desirable, using low cost metals, various techniques have been developed and 
modified.
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3.3.5.1 Plating
From the review of metals used for front contact formation, plating is an exciting area 
in solar cell metallisation. Plating is typically used to deposit interface layers, but can 
also be used to build up contacts with the same material or that of another. Plating has 
a large potential especially in c-Si and there are now commercially produced industrial 
plating tools for solar cell metallization [90]. There are several plating techniques 
developed:
o Electro-plating: An electrolysis technique used to deposit metal onto a 
conducting substrate (or in this case a semiconducting substrate). Any area of 
the material in electrical contact with the plating solution will get covered in a 
metal coating.
o Masked plating [106]: Masked plating is similar to that of electro-plating only a 
mask shields areas where no deposition is required. Masking materials can by 
any insulating layer such a photoresist and even dielectric ARCs. For 
photoresist masks, standard photolithography methods are used whilst for 
patterning an ARC, Laser ablation is used to open up windows in the ARC for 
subsequent metal plating, 
o Light-induced plating [107, 108]: Exploits the photovoltaic properties of solar 
cells to produce a current to plate its own contact grid, as metallic cations in a 
plating bath have positive charge and the p-type illuminated cell accumulates a 
negative charge on the front surface [108]. As in masked plating, a dielectric 
ARC is used for mask purposes, 
o Electro-less plating [99]: Electro-less plating involves the use of a chemical 
technique (auto-catalytic reaction) by which the solution provides the electrons 
(current for the process). As in other plating processes a mask material is 
required for selective contacts to be created.
3.3.5.2 Localized electro chemical deposition
The technique allows for selective plating without the requirement for masks which are 
often applied using expensive and time consuming photolithography techniques 
(photoresist patterning by mask alignment etc). A promising technique for selective 
plating is the Dynamic Liquid Drop (DLD) process [109]. In the recently developed 
Dynamic Liquid Drop technique, a chemical solution used for plating is confined to a 
specific area of the sample, allowing for localised plating without the need for
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additional masks [110]. A schematic of the DLD technique is shown in fig .3.26. The key 
to  the success of the process is the suspension of the plating solution (in a dynamic 
liquid meniscus) whilst recirculation of the flu id is implemented to allow fo r continuous 
plating.
SUBSTHAtt
C o n fin em en t of plating solution
as liquid is brought in to  contact 
w ith  substrate
Figure 3.26: Mechanism of DLM form ation as substrate approaches the DLD [110]
3.3.5.3 Evaporated and Sputtered contacts
The use o f such equipment fo r silicon solar cells is very much confined to  the research 
and development stage and is not cost effective due to  low deposition rates and 
complex and expensive equipm ent required.
3.3.6 Printing Techniques
Screen printing is not the only technique that has been used to  print fron t metal contacts 
on c-Si. The fo llow ing printing methods are typically used to print seed/ interface layers 
rather than the entire contact. This is primarily due to the issues around the printed 
thickness of contacts the techniques are capable o f printing.
• Pad printing: A contact printing technique where a rubber pad is used to transfer an 
inked design from  a stamp to the substrate material using a pressure contact.
• Flexography printing: A contact printing technique where a rotating patterned stamp 
on a drum is first inked before the substrate is brought into contact w ith  stamp, 
transferring the ink from  stamp to  substrate.
• Ink je t printing: A non contact printing technique in which droplets o f ink are ejected 
through a small nozzle which moves back and fo rth  across the sample, depositing ink 
where required (drop on demand). Piezoelectric materials are often used fo r ink 
ejection by mom entarily squeezing the ink, forcing it out o f the nozzle in the form  o f a 
droplet.
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• Aerosol-jet printing: A non contact technique, similar to that of the ink-jet process only
instead of a droplet, an aerosol jet of the ink is formed.
Of the four techniques listed above, aerosol-jet printing of metallic seed layers was found 
by Peraiah et al [111] to produce better electrical performing contacts, with finger/gridline 
widths as narrow as 14pm. Non contact techniques are often favoured for metallisation 
applications as a thicker layer of ink can ultimately be deposited. Contact techniques use 
pressure to transfer ink from a stamp or pad onto the substrate which compresses the ink 
and thereby reduces the aspect ratio of contacts. Aerosol-jet printing can allow for even 
thicker metallisation that ink jet printing as it is capable of using far higher viscosity inks 
due to the force (compressed gas) that can be applied to eject the ink. Also a sheathing gas 
is used in aerosol-jet printing to define a narrow jet of ink, which is ideal for producing 
narrow gridline contacts.
• Spray Coating: A very simple technique that uses a compressed gas to spray a medium 
onto the surface. Spray coating has been used in the deposition of silver nanowires 
[112,113] using a very small nozzle to confine and direct the material.
In order for a front contact to be successful on a silicon solar cell, the metal must have
physical contact with the silicon through the ARC. Some methods such as evaporating and 
sputtering (physical vapour deposition techniques) are limited to only applying the metal 
and no other components (which aid in the transition through the ARC coating). Plating a 
contact typically requires a conductive substrate, so an insulting layer such as an ARC will 
prohibit such a technique from being used. As previously mentioned, silver pastes typically 
used for contact formation contain glass frits and other materials to aid with the contact 
formation process. To overcome the obstacle of the ARC layer, methods have developed 
around patterning windows through the layer. This allows any subsequent metal deposition 
to contact the silicon directly. Opening of selected ARC windows can be achieved by:
•  Application of a mask followed by wet etching
• Selective laser ablation
• Printing of wet etching chemicals
•  Mechanical removal techniques
The last two years has seen a great change in the PV market as described in Chapter 3. The 
unprecedented low cost of Chinese c-Si solar panels has had a drastic affect upon the 
industry. To compete against the cost reductions, savings on materials and processing must 
be made. The silver quantity used for cell production is an obvious target. Research 
conducted on front contacts has changed course to address the issue. This is indicated by
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the shear amount of publications related to the minimisation of silver use, especially during 
2013. Published proceedings from the 4th Workshop on Metallization for Crystalline Silicon 
Solar Cells, held in May 2013 [90] reinforced this by stating that screen printing of Ag is 
progressing more than the alternative processes.
3.3.7 Reducing Metallisation
The reduction of silver material used to print the contacts has been separated into four 
distinct areas.
1. Interconnects
The solder ability of a cell is important for interconnections. The front contact busbars 
therefore have to be suitably large and thick enough to carry the current whilst 
enabling soldered tabbing wires to be attached. A wide, thick contact inevitably 
translates to a higher quantity of silver paste. Removing the need for busbars is 
therefore advantageous. Some alternative methods are listed below:
• Attachment of interconnects by conductive adhesives/films. Using a conductive 
adhesive can reduce Ag consumption by up to 40% by allowing for narrower 
busbars [114].
• Multi bus bar concepts. Attaching several narrow tabbing wires from one cell 
to another can remove the need for separate thick additional busbars [115].
Unfortunately, issues around the adhesion of such contacts [116] have been 
highlighted. As most solar panels come with a 25 year warranty, more research is 
required before commercialisation. The addition of a conductive film or additional wire 
interconnects can often outweigh the cost savings of busbars free designs.
2. Screen Printing Improvements
One of the limiting effects upon achieving a high aspect ratio contact is related to the 
screen printing process. Typical solar gridlines have a minimum screen printed width of 
around 100pm. Recent studies have led to a reduction in the width by investigating and 
modifying important parameters in the process, some of which include:
• Speed and pressure of process
• Emulsion thickness
• Ultra fine screen mesh: The reduction of the size of the mesh holes has lead to 
a significant decrease in the line width achieved for screen printed gridlines. 
With finer mesh screens, narrower lines below 50pm in width can be printed
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[117], although discontinuous lines can be an issue. Simply printing over the 
line a second time can resolve the issue although material consumption is 
increased.
It is important to note however that a trade-off will eventually exists between fine 
gridline contacts and series losses, due to contact resistance and current carrying 
capabilities of fine structures.
3. Grid Optimisation
With the possibility of printing finer gridlines, the classic front H bar contact 
arrangement can be improved.
•  Greulich et al [118] demonstrated that by varying finger width from 50 to 
130pm, the optimum quantity of fingers changed from 100 to 60 respectively.
I.e. lOOx 50pm fingers can be used to replace 60x 130pm fingers. This shows 
that if we can print 50pm wide gridlines, we can save silver material without 
compromising the electrical properties of the contact.
4. Ag Paste Modification
Despite the various research concerned with the use of nickel and copper for front 
contact metallisation, the use of conventional silver paste is still being investigated and 
improved. With the current investigation ongoing into current transport mechanisms 
through the silver to silicon substrate, branches of research have fanned out. Some of 
the major parameters under investigation include:
• Viscosity of pastes: With finer meshes for screen printing and different printing 
techniques, comes the need for less viscous silver paste. One group at the 
Fraunhofer institute [119] modified paste compositions to print gridlines 
<40pm in width. They identified that both silver content and glass frit 
composition and size was important for fine-line printing.
• Glass frits: As the glass frit is important for low contact resistance formation 
between the silver paste and silicon substrate, varying frit composition and size 
has been investigated in the literature. By coating the glass frit in silver an 
improvement of conductivity of that over the standard frit was found to be 
about 15% [120]. The particle size of the glass frits was found to strongly affect 
the contact resistance. A silver contact with nanosized glass frit was found to 
have lower contact resistance than that of mircosized particles [121].
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• Silver particle size: The size of silver particles is important, as if a contact is too 
porous, the conductivity will decrease. Adding silver nanoparticles to a paste 
composed of microsize silver was found to help to the sintering process and 
improve PV performance [122].
•  Environmentally friendly pastes: Although not related directly to cost savings, 
the environmental impact of silver paste is an important topic especially with 
pastes containing lead glass frit. The most promising lead substitute is the use 
of Bi-based (Bi203-B203-Si02) glass frits [123].
3.3.8 Summary
From reviewing literature specifically aimed at crystalline silicon solar cell front contacts, it 
is clear that screen printing of silver is still by far the most commercially adopted method. 
Despite some very exiting alternatives being investigated, the market is still the driving 
force behind research. During the last year a move back to improving silver screen printed 
metallisation was observed. This is largely due to the challenges manufacturers outside of 
the Chinese market are facing. To compete with costs, every aspect of the cell must be 
optimised and the silver front contact is one area well and truly under the spotlight. Silver 
as a metallisation is well suited to function as a top contact for silicon solar cells. The 
contact formations are reasonably well understood although there is still some debate 
around current transport mechanisms. Continued research in the near future will almost 
certainly put an end to any speculation.
Other metals have been put forward to replace silver and some such as nickel have 
shown real promise. The main issue is the mechanism required to make contacts out of the 
metals. Plating and evaporation have been widely used to fabricate good electrical 
contacts. Unfortunately, plating requires additional equipment and processing of the cell, 
whilst evaporation requires complex equipment and has slow deposition rates. The use of 
interface layers may however bridge the gap between screen printing and more complex 
deposition techniques. If a thin seed layer is deposited and then plated/printed on top of 
with copper for example, a large enough saving on materials can offset the cost of the 
more complex processing method.
I believe from reviewing the area in depth, that screen printing of silver will for now 
remain the industry standard. The main reason for this is due to the tough market 
conditions where companies are less likely to take risks on new processes (unless 
significant savings can be demonstrated). Improvements to silver paste composition and
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finer screen printed gridlines have made good progress, and will hopefully make it into 
commercial operations. The largest cost in silver paste is the silver itself and reducing the 
amount in the paste will affect its electrical performance. Screen printing has also begun to 
reach its limit in printing narrower gridlines. Due to the limitations of current methods, 
there will come a time when new deposition methods and materials take over. Plating is 
predicted to take over from screen printing with copper being the metal of choice for 
plating onto seed layers. With this, techniques to open contact windows will also advance. 
Commercial plating in silicon solar cell fabrication lines is on the horizon, but at the 
moment waiting for researchers to industrialise the process further.
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Chapter 4: Experimental Methods
In this chapter both fabrication and characterisation equipment used for the work in this 
thesis will be described. Due to the wide range of equipment used, only a brief explanation 
of the principle behind each major technique will be given. Where appropriate, referrals to 
comprehensive resources are given. The final section in this chapter will deal with the full 
process of fabricating a reclaimed silicon solar cell.
4.1 Fabrication Equipment
4.1.1 Physical Vapour Deposition
The term Physical Vapour Deposition (PVD) covers two main techniques, (i) Evaporation 
and (ii) Sputtering of a source material onto the required substrate. In this work, physical 
vapour deposition in the form of sputtering equipment was used to deposit a thin film of 
metal onto silicon substrates. A Kurt J Lesker PVD 75 sputter system equipped with three 
Torus Magnetron Sputtering sources was used. The process of sputtering involves 
vaporisation of atoms from the source material onto the substrate by bombarding it with 
energetic atomic-sized particles [1]. The energetic particles are usually ions from a gas 
accelerated in an electric field [1]. In the equipment used for the work, the source material 
was pure Silver (99.99% Ag supplied by Lesker) and Argon (99.9995% supplied by BOC) was 
used as the ionising gas. Before deposition the chamber of the equipment was evacuated 
down to a base pressure of 10'6 Torr. A high voltage is applied between the source material 
(Ag) and a substrate (Si), then electrons emanating from the surface of the source cause 
cascade ionisation in the gas (Ar), forming plasma, from which positive ions are attracted to 
the source. These ions eject atoms from the source that subsequently deposit on the 
substrate surface [2].
4.1.2 Chemical Vapour Deposition
Chemical Vapour Deposition (CVD) is similar in some respects to PVD sputtering but instead 
of the source material being a solid, in CVD the source material is in a gaseous form. CVD 
covers many different forms from Low Pressures Chemical Vapour Deposition (LPCVD) to 
Plasma Enhanced Chemical Vapour Deposition (PECVD). In this work, PECVD equipment 
(Oxford PlasmaLab80) was used to deposit a thin film of SiN onto silicon substrates. Fig. 4.1 
shows the schematic of a PECVD chamber. Standard CVD consists of thermally activated 
gas-phase and surface reactions that produce a solid product at the surface [3]. In PECVD
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however, the thermal activation step is replaced by electron impact of the source gas or 
gases, which enables a lower tem perature deposition process [3]. Source gases used fo r SiN 
form ation consisted of NH3 and 5%SiH4+95%N2.
(V
13 56MHz
TABl E
POWER
TOP ELECTROOE
M H H I I
CHAMBER
HEATED TABLE
PUMPS
Figure 4.1; PECVD equipment schematic [4]
4.1.3 Annealing Furnaces
Three d ifferent furnaces were used in this work namely a single zone electric furnace, a 4 
zone IR belt furnace and a POCL furnace:
•  Single zone electric furnace: The single zone electric furnace in this work was used 
fo r several silicon exfoliation experiments. The electric furnace (Carbolite CSF1100) 
used simple heating coils/elements to  achieve a maximum tem perature o f 1000°C 
at atmospheric pressure.
• 4 zone IR belt furnace: The 4 zone belt furnace in this work (Centrotherm 1090) 
was used during the high tem perature annealing/firing of metallic contacts. The 
belt furnace had four separate zones allowing fo r a range of temperatures up to 
1100°C. Heating was achieved by the use o f infra red radiation.
•  POCL furnace: The POCL furnace (Hitech furnaces) was used to dope an n-type 
em itte r region o f a silicon wafer. A POCL furnace is essentially an adapted piece of 
annealing equipment that allows fo r POCL3 (Phosphoryl chloride) liquid to  enter the 
furnace via an inert carrier gas such as nitrogen. The POCL3 solution (from CVD 
Selectipur) is used as a phosphorous source in the diffusion process to  obtain an n- 
type em itte r layer (as phosphorous atoms have 5 valence electrons).The high 
tem perature diffuses the dopant into the silicon form ing the required n-type silicon 
em itte r layer. More on the diffusion of the em itte r region is covered later in this 
chapter (4.3.5).
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4.1.4 Screen Printing
Screen printing is a simple technique that uses a woven mesh screen on top of which an 
emulsion mask is applied. When an ink is applied to the screen, only the areas where no 
emulsion is present can the ink pass through onto the underlying substrate. Due to  the 
structure of the woven mesh, the ink passes through the screen and forms ink droplets on 
the substrate underneath. Fig.4.2 shows a schematic of the process:
( 3 1 Paste ■ ■ ■  Squeegee
'  '  Screen v
I U  1^1 1^1 I | /  • 1^1 * VI 1
Em ulsion*^ No emulsion
Substrate
(b)
(c)
Substrate
Printing
|  ^ y  y  y  1 : 1 ^ 1 1 1
m il l * m  fll A Mi Mb MMi Mi
Substrate
(d)
Wet Film
l i u v u
1 1  ■ ■  ■  ■  m  wm mm mmm mmm mmmm a m  mmmmm
Substrate
Dried Film
Figure 4.2: Schematic of screen printing process, adapted from  [5]:
(a) Paste/Ink applied to  screen
(b) Rubber squeegee draws the ink across the screen and forces it through 
areas in the screen where no emulsion mask is present.
(c) The result is a printed w et ink design on the underlying substrate
(d) Ink is allowed to dry
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4.2 Characterisation Equipment
4.2.1 Solar Simulator/I-V measurements
A solar sim ulator was used in this work to  provide electrical measurements of a cell under 
the standard A M I.5 spectrum (defined in Chapter 2 as 1000 W /m 2 at 25 °C [6]). The 
equipm ent provides valuable parameters such as lsc, V0O FF and the overall efficiency o f the 
cell. The equipment used was a Newport Oriel Sol3A Class AAA Solar Simulator equipped 
w ith  a Keithley 2400 source meter w ith  2x2" output beam size. The sim ulator uses a Xenon 
arc lamp to  provide illum ination approximating that of sunlight. The source meter is then 
connected to  the fron t and rear of the cell (to existing tabbing wire or directly onto busbars 
using electrical probes) and used fo r electrical l-V measurements of the cell under 
illum ination.
4.2.2 UV-VIS-NIR Spectrophotometer
A spectrophotom eter was used in this work to  measure the reflectiv ity and reflectance o f 
d ifferent substrates. The equipm ent used was a Perkin Elmer Lambda 750S equipped w ith a 
60mm integrating sphere capable of transm ittance and reflectance measurements over a 
range of 200-2500nm. Fig.4.3 below shows a schematic o f how both transmission and 
reflectiv ity measurements are made (from the transmission schematic, Spectralon is brand 
o f material w ith  nearly 100% diffuse reflectance). Essentially fo r both transmission and 
reflectiv ity measurements a spectrometer uses a light source which is divided into spectral 
components and the interaction w ith  the sample is measured using detectors (a 
photom ultip lie r fo r the visible range and an InGaAs detector fo r the NIR) [7].
Transmission
Incident beam
Sample” ' a
PM and InGaAs 
detectors
Reflectance port 
with spectrabn
Reflection
Specular light port 
closed to measure 
total reflectance
Incident beam
Specular component 
PM and InGaAs 
\  detectors
Reflectance port
Transmittance port **• Sample
Figure 4.3: Spectrophotom eter schematic of transmission and reflection measurements [8].
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4.2.3 White Light Interferometry
W hite light interferom etry was used in this work fo r surface topography realisation as well 
as surface roughness measurements. For the work a Veeco Wyko NT2000 white  light 
optical profiler was used. Fig.4.4 depicts the schematic of a typical w hite  light 
interferom eter. Such equipment relies upon the interaction between a reference beam and 
refracted light from  the sample. A white light source is firstly passed through a beam 
sp litte r to  create tw o  beams, one o f which is used as a reference the second of which 
reflects o ff the sample being profiled. The beams then recombine and are imaged by a 
detector. The way the beams interact w ith  one another (relating to  the ir optical path 
lengths) creates fringes which reflect the topography of the sample.
D igitized Intensity 
Data
Magnification
Selector
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Figure 4.4: Schematic o f white light in terferom eter setup [9]
4.2.4 Scanning Electron Microscopy (SEM) with Energy-Dispersive X-ray (EDX)
Scanning Electron Microscopy is a very im portant imaging technique used to  image and 
measure at the nanoscale. SEM was used throughout the work to  characterise structures 
and depositions alike. For the work a Hitachi S4800 Ultra-High Resolution FE-SEM equipped 
w ith  EDX was used. The basic operational principle of SEM is the interaction of the sample 
w ith  electrons. Fig.4.5 illustrates a schematic of such a system. An electron beam is 
accelerated through a high voltage (kV range) through a series of apertures and 
electromagnetic lenses in order to  produce a narrow beam of electrons. The response of 
the sample to  the beam causes d iffe ren t effects depending upon the sample. Typically the 
sample emits secondary electrons which are collected by a detector inside the chamber. 
From this data the topography of the surface is generated.
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Energy-Dispersive X-ray Spectroscopy is used to  provide elemental analysis of 
samples. EDX can be performed by the addition of a suitable detector on a standard SEM 
system. X-rays em itted by the sample during exposure to  the electron beam, are collected 
by the detector. These X-rays hold valuable inform ation about the elemental composition 
of the sample.
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c Magnetic lens
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Figure 4.5: Schematic of Scanning Electron Microscopy equipment [10]
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4.3 Solar Cell Fabrication
This section describes how silicon solar cells used in this work are processed. The 
sequences used here are the same as that used in industry but on a lower volume scale. In 
this work however, reclaimed silicon substrates are used because of their green credentials 
(as described below). Due to this, extra processing steps have been added to address the 
use of such substrates. The basic fabrication process consists of:
•  Starting wafer from semiconductor industry
•  Wafer Reclaim
•  Wafer Grinding/Thinning
•  Surface Texturing
•  Doping of emitter junction
•  Phosphorous glass removal, backside grinding and edge isolation
•  Cutting/Dicing (Circular wafer to Pseudo Square)
•  ARC deposition
•  Screen Printing of electrical contacts
•  Firing of electrical contacts
•  Cell Testing
4.3.1 Starting Wafer
The semiconductor industry typically uses high purity 200mm diameter crystalline silicon 
wafers for semiconductor device fabrication. Before such complex devices can be 
manufactured, every aspect of the device fabrication process must be thoroughly tested. 
Processes often include thin film deposition as well as diffusion of different materials. Due 
to the vigorous testing procedures, large numbers of test wafers are commissioned. The 
test wafers must be of the same purity as those that will finally be used for device 
fabrication. Once verification of the process is made on the test wafer, the test wafer is no 
longer required. Simply disposing of the wafer at this point would have significant cost 
implications to the industry. The wafer is still perfectly usable, although the test 
film/structures must be removed. The wafer reclamation process is concerned with such a 
task.
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4.3.2 Wafer Reclamation
The process of wafer reclamation is to take the used test wafers and reclaim them back to 
their starting condition so they can be reused once more. The basic process adopted for 
semiconductor wafer reclamation is [11]:
1. Removal of deposited films of foreign material from the front and back surfaces as 
well as the edges of the wafer.
2. Removal of a layer from one surface of the wafer substrate, to remove any doped 
and diffused regions.
3. Polishing the surface of the wafer to obtain the required surface properties and 
flatness.
4. Cleaning of the wafer to yield a silicon surface suitable for processing in a 
semiconductor production line.
Once the test wafer has had any deposited films removed from its surface and has been re­
polished, it can then be returned back to the semiconductor company. The test wafer can 
then be used once again for process testing. After the test has performed its function a 
second time it is then sent for reclamation and the process repeated. Unfortunately after 
several reclamation cycles the test wafer becomes too thin for use by the semiconductor 
company. This is primarily due to the insufficient thickness of the wafer. During each 
reclamation cycle, a layer of the silicon is physically removed. Therefore after several cycles 
the wafer is much thinner than it started out as. The risk of breakage of the wafer during 
test depositions by the semiconductor company is too high so the wafer finally becomes 
redundant.
The company sponsor for my PhD is Purewafer Pic, a worldwide leader in wafer 
reclamation with facilities in both the UK and USA. Purewafer reclaim silicon wafers for 
some of the largest semiconductor companies in the world. Pure Wafer realised that once 
the test wafers became too thin they could potentially be used for silicon solar cell 
production instead of being scraped as was often the case. In 2009 they collaborated with 
Swansea University to produce the first silicon solar cell from reclaimed silicon wafers. Such 
a cell offers a far lower energy payback time than any other crystalline silicon solar cell. 
This is because other c-Si cells are purposely made, with a large amount of energy being 
required to produce the silicon starting material (Si melt at upwards of 1400°C). As the 
material for reclaimed wafers essentially is a waste material, the energy required to first 
produce the substrate can be neglected as it was originally designed for semiconductor
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industry use. Cells made from  reclaimed wafers can o ffe r significant cost savings over other 
solar cells due to the utilisation of a scrap silicon material.
All silicon substrates used in this work are reclaimed materials, kindly provided by 
Purewafer Pic. The reclaimed wafers are p-type (100) monocrystalline silicon w ith 
resistivity o f 10-30 Ocm'1. Although not ideal resistivity's fo r PV applications, the cost and 
energy savings outweigh the shortfalls in material suitability.
4.3.3 Wafer Grinding/Thinning
After the reclamation process the wafers are ground from  a starting thickness of 600pm 
down to  a common industria lly used thickness o f 180pm in order to  reduce the series 
resistance of the bulk wafer. Thinning o f the wafer is achieved by mechanically grinding 
down the back surface of the wafer which grinds away the silicon using a rotating abrasive 
pad. Fig.4.6 shows an image o f the robotic mechanical grinding equipm ent used.
Figure 4.6: Mechanical grinding equipm ent fo r wafer thinning 
4.3.4 Surface Texturing
After the wafer had been ground to  the required thickness, the surface is etched to 
produce m icro-pyramid textured features fo r light trapping. This is achieved by geometrical 
texturing of the surface by anisotropic etching using potassium hydroxide (KOH). Before 
etching, wafers were cleaned fo r 10 minutes w ith a solution of de-ionised water, hydrogen 
peroxide and ammonia hydroxide (SCI clean). The native oxide of the wafer was then 
removed in 49% Hydrofluoric acid (HF) fo r 1 min at 70°C followed by rinsing in de-ionised 
water. The anisotropic etch consisted of 10.7% isopropyl alcohol (IPA), 3.2wt % KOH, and 
86.1% de-ionised water. The wafers were processed in the solution fo r 28 minutes at a 
tem perature of 80°C. The result from  the etching process was the creation of a matt finish
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that consisted of microscale square based pyramids which can be seen in the SEM image of 
fig .4.7. More inform ation on the anti reflectiv ity properties o f a textured surface can be 
found in Chapter 3 and 4 of this thesis.
Figure 4.7: SEM of textured silicon by KOH etching
4.3.5 Doping of n-type emitter junction
The next step of cell production was doping of the n-type em itte r junction to  create the 
necessary p-n junction. The doping was achieved by POCI3 deposition and diffusion. An 
em itter depth of 800nm w ith  a sheet resistance of 50-60Q/n was targeted). POCI3 doping 
was achieved using a specially designed diffusion furnace as shown in fig .4.8. POCI3 doping 
was conducted at 840°C fo r 35 minutes followed by a drive in/anneal cycle of 840°C fo r 45 
minutes.
Figure 4.8: N-type em itte r doping using POCI furnace
4.3.6 Phosphorous glass removal, backside grinding and edge isolation
The diffusion process leaves a phosphorous glass layer on the surface of the silicon wafer 
consisting of phosphorous silicate. This layer is simply removed by etching in HF fo r tw o 
minutes. During the doping process, an n-type region is not just form ed at the fron t surface
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of the wafer but on the back and the sides of the wafer also. A fter removal of the glass 
using HF, the edges o f the wafer are finished by an abrasion process to  remove the 
junction. The rear n-type layer is removed using back-side grinding to remove 10pm of 
material. The final result is an n-type em itte r only at the surface of the silicon wafer.
4.3.7 Cutting/Dicing
At this stage, all cell processing steps have been performed on a 200mm diam eter wafer. 
Unfortunately circular wafers cannot be arranged space efficiently in an assembled solar 
module. Large spaces are left between the round cells therefore m inimising the power 
output of a standard sized module. The solution is to  cut the round wafer into a pseudo 
square cell, roughly 156mm x 156mm. The straight edges of the cells allow fo r a tighter 
packing density than possible fo r round cells. The circular wafers are cut into the square 
shape using a dicing saw, incorporating a diamond edged cutting disc revolving tens of 
thousands times a m inute. The cutting o f a circular wafer into a pseudo square is shown in 
fig .4.9a and b respectively.
Figure 4.9: Dicing o f a circular 200mm silicon wafer (a), into a 156mm x 156mm pseudo
square (b)
4.3.8 ARC deposition
For enhancement o f the anti-reflective properties of the solar cell, a silicon nitride ARC 
layer was deposited on the textured, doped wafer. The coating was produced using plasma
enhanced chemical vapour deposition (PECVD). An optim um  coating w ith  a refractive index
close to 1.87 and 80nm in depth was deposited. The process conditions used fo r such an 
ARC are:
•  Process gases: NH3 and 5%SiH4+95%N2
•  Flow rate: NH3 = 50sccm and 5%SiH4+95%N2 = lOOsccm
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•  Chamber Pressure: lOOOmTorr
•  RF Power: 20W
•  Stage Temperature: 250 C
•  Duration of deposition: 360seconds
A fter the deposition, the surface of the silicon wafer had a dark blue appearance as can be 
seen in fig .4.10.
Figure 4.10: SiN ARC coating on textured Si substrate
4.3.9 Screen Printing of electrical contacts
Now that the cell had been completed, electrical contacts were printed onto the cell. 
Screen printing was the method of choice fo r contact form ation onto the silicon cell. The 
fron t contact received a standard H-bridge type contact consisted of silver gridlines and 
busbars. Before printing of the rear contact, the silver paste was dried at 50°C fo r 10 
minutes. The rear contact consisted of aluminium block pads w ith  a silver/alum inium  
interconnect. Once again a fter printing the contacts were dried. Fig.4.11 shows the fron t 
and rear of the cell a fter screen printing of the electrical contacts.
Figure 4.11: Electrical Contacts a) Front surface b) Rear Surface
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4.3.10 Firing of electrical contacts
In order fo r a sufficient electrical contact to  be made w ith the silicon, a high tem perature 
firing  step was used to  co-fire the fron t and rear contacts. The high tem perature process 
was conducted using a four zone IR belt furnace. The firing profile recommended by the 
paste manufacturer (DuPont) is shown in fig.4 .12a. The d ifferent zones are required to  
evaporate the solvents from  the contact paste at lower tem perature before entering the 
high tem perature zone that sinters the contacts and punches through the ARC to obtain a 
contact directly to  the silicon substrate. The four zone furnace used is shown in fig .4 .12b.
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Figure 4.12: a) Contact firing profile [12], b) 4 Zone firiing  furnace
4.3.11 Cell Testing
Now that a functioning solar cell had been produced, electrical measurements were 
performed on the devices to  make sure they were operating correctly. A solar tester was 
used (fig.4.13) to  give im portant electrical parameters such as; V0O I s o  J s c ,  I m a x /  Vmax, Fill 
Factor, and efficiency of the cell. Detailed explanation of these parameters is given in 
Chapter 2 o f this work.
Figure 4.13: Oriel solar tester equipment used to  measure cell performance
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Chapter 5: U ltra-th in W afer Based Crystalline Silicon
5.1 Introduction
For high efficiency silicon photovoltaic devices, the substrate quality is extremely im portant 
and heavily influences the efficiency of a cell. Despite many recent developments in 
material enhancement, mono-crystalline silicon still offers the highest quality of all the 
silicon types. Producing such high grade material comes at a cost and therefore using as 
little  material as possible is paramount.
In the ever increasing market fo r silicon solar cells, customers expect high quality 
products at reasonable prices. Silicon solar cells are fabricated using a wafer obtained from  
a silicon ingot. The thickness of each wafer ultim ately dictates the amount of silicon that is 
used fo r a single cell. In the last decade there has been a large leap forward in techniques 
developed to obtain a wafer that is economically viable fo r energy production. Since almost 
50% [1] of the entire cost of a mono-crystalline solar cell panel is related to  the silicon 
wafer, reducing material consumption ultim ately leads to  a cost reduction. (Cell and 
module processing account fo r the o ther 20% and 30% of panel cost respectively [1])
There have been several innovative processes developed to produce wafers 
ranging from  conventional sawing, to  grinding and chemical etching techniques. Currently, 
the most commonly used method is m ulti-w ire saw watering. The method outlined in 
fig .5.1 uses a series of wires in abrasive slurry to  cut through the silicon ingots, producing 
th in wafers. The diameter of the wire is of critical importance as this amount of material is 
essentially lost each tim e a cut is made. The diameter o f the w ire is often as thick as the 
wafers produced. The material lost during watering is often referred to  as the kerf-loss and 
is kept at a m inimum during the process, although 50% of the silicon material can be lost as 
waste. Typical wafer thickness is now around 180pm, compared to in the 1990's where it 
was as thick as 350pm [2].
W GR pitch distance Wire diameter
Abrasive 
grit
Car rie'
medium
Kerf loss Wafer thickness
Figure 5.1: M ulti-w ire  saw watering schematic [3],
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Despite the drive for ever decreasing material use for silicon photovoltaics, the minimum 
wafer thickness to preserve cell efficiency must also be considered. From literature, the 
minimum cell thickness (where there is no detrimental loss in the theoretical efficiency 
limit) is around 40pm [4]. The limit therefore means that 140um of silicon in a modern 
commercially produced silicon solar is not required. Such excess material usage is 
prohibiting further cost reductions in the silicon substrate for photovoltaics.
Recently there has been a lot of research around kerf-loss free methods where no 
material is wasted. One article alone identified over 18 kerf-free watering methods [5]. 
More information on these processes can be found in Chapter 3. Despite the various 
processes, currently none are being commercially used in industry, mainly due to the 
complex equipment and processing required. One method of particular interest relies upon 
simple processing conditions that already existing in a photovoltaic manufacturing facility. 
The method is called silicon exfoliation and relies upon mechanical stress to cleave several 
wafers from a single parent wafer substrate [6, 7]. The process involves simple procedures 
to apply a metallic layer onto a silicon wafer followed by a thermal cycle. Rapid heating and 
cooling causes the metallic layer to peel from the parent wafer with a thin layer of silicon 
attached to the contact. The method is not only kerf-loss free but can also produce ultra- 
thin silicon wafers. Ultra-thin wafers are typically less than 40pm thick, whilst thin wafers 
are deemed less than 100pm [2]. Silicon exfoliation is able to produce wafers perfectly 
suited to photovoltaic devices being 40pm thick.
The exfoliation of an ultra-thin layer of silicon relies heavily on the thermal 
expansion co-efficient of the metallic layer deposited onto the parent wafer. The whole 
process is depicted in fig.5.2. Once the metallic layer has been applied and dried at low 
temperature, the wafer is 'fired' (at several hundred degrees) which is essentially a high 
temperature processing step. This procedure is typically used in conventional solar cell 
fabrication to create a uniform electrically conducting contact. However, in the exfoliation 
processes the same firing cycle is used to create the necessary expansion of the contact. If 
there is a large coefficient of thermal expansion (CTE) mismatch between the metallic layer 
and the Si substrate, when the wafer exits the furnace into the cooling zone, the rapid 
temperature difference induces thermo-mechanical stress between the metallic layer and 
the silicon semiconductor substrate. The thermal mismatch creates tensile stress parallel to 
the metallic layer surface which can be used to 'peel' away a thin layer of silicon that is 
attached to the metallic layer (fig.5.3).
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Figure 5.2: Silicon Exfoliation Process
Figure 5.3: Silicon fo il and corresponding metallic layer (after exfoliation) partially attached
to  parent substrate
Despite the research already conducted in the area of exfoliation by induced 
cleaving, there are many factors unexplored. The purpose of the experim entation 
undertaken in this study is to  focus upon key aspects in relation to  the silicon exfoliation 
process. Factors investigated include metallic layer thickness and composition, printing 
methods, annealing temperatures and the effects of substrate surface on the process. After 
investigating the critical parameters listed above, a repeatable recipe could be formed to 
produce u ltra-thin silicon foils around 40um in thickness. Investigations were concluded by 
producing a fu lly  functioning silicon solar cell from  an exfoliated u ltra th in  substrate. This 
work is the firs t reported in depth analysis on the processing conditions fo r the exfoliation 
technique.
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5.2 Experimental Procedure
Recipe conditions constantly evolved during the progression of the work, so a general 
procedure will be highlighted upon which parameters were varied one at a time.
Reclaimed polished and textured silicon wafers, supplied by Pure Wafer Pic, were 
cut into 5cm x 5cm samples. As every wafer undergoes a rigorous cleaning procedure at the 
factory (complying with the requirements of the microelectronics industry) additional 
cleaning was not required. Where textured substrates were used, texturing was produced 
at the factory using KOH wet etching.
Each sample was either screen printed or stencil coated with DuPont™ Solamet® metallic 
paste (information on the printing processes as well as paste composition are given in the 
experimental work). Such pastes are used for front and rear contact formation on silicon 
solar cells. After application, the metallic layers were dried at 150°C for 10 minutes before 
annealing/firing. Firing was conducted either in a single zone electrical furnace or a four 
zone infrared belt furnace. Firing temperatures ranged from 450 to 975°C.
After silicon exfoliation, measurements and surface characterisation was 
performed with a Hitachi S4800 Scanning electron Microscope. For additional surface 
topographical information, white light Interferometry was conducted with a Veeco NT- 
2000 Interferometer. For electrical efficiency measurements, a Newport Oriel* l-V Test 
Station was used at standard AM 1.5 solar spectrum.
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5.3 Experimentation Results
5.3.1 Firing Temperature
The firs t series o f experiments relating to  exfoliation were to  assess annealing/firing 
temperatures. The tem perature at which the contact is fired can be critical. In normal use 
the metallic ink has a strict firing regime tha t is specifically designed fo r the best electrical 
contact to  silicon, whilst having sufficient diffusion into and adhesion to  the substrate. 
M etallic layers specifically used fo r silicon exfoliation, have d ifferent objectives to  those the 
ink was designed around.
In exfoliation, a substantial tem perature difference is required in order fo r the 
contact to  expand then contract again during cooling. A crucial parameter during the 
process is that the metallic layer remains in contact w ith  the silicon. If the layer expands 
and contracts independently of the silicon, it w ill simply detach itself w ithout any 
exfoliation o f the substrate. Experiments were conducted in order to  observe the effects of 
tem perature on the exfoliation process using three commercially produced DuPont pastes. 
The pastes chosen were silver (DuPont PV149), alum inium (PV381) and a silver/alum inium  
mixture (PV202).
For the work, 300pm thick, single side textured silicon substrates were used (which 
are typical anti-reflective substrate fo r silicon solar cells). The pastes were applied to  each 
sample using screen printing as demonstrated in fig .5.4 (further details on the process are 
given in Chapter 4). A fter application of the metallic pastes, a drying cycle was adopted 
(oven drying at 150°C fo r 10 minutes) as recommended by the ink manufacturer [8]. 
Subsequent annealing/firing o f the samples took place in a single zone electric furnace 
(fig.5.5) at temperatures ranging from  600-1000°C. A fter the samples were fired, they were 
removed from  the furnace and left to  rapidly cool at room tem perature (22.7°C).
>ITprintin&
Figure 5.4: Image of screen printing apparatus
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Figure 5.5: Single zone electric furnace
After each sample had cooled (in order to  be handled safely), each was visually 
assessed to observe the final adhesion o f the metallic contact to  silicon. A sharp pointed 
tool was used to  verify adhesion by scratching the contact. Results from  the 
experimentation are shown in Table 5.1.
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Sample
Number
Metallic Paste 
Used
Firing Temp 
of Single Zone 
Furnace (°C)
Time at Firing 
Temp (s)
Quality of Contact 
Adhesion
1 Aluminium 640 25 Poor
2 Aluminium 780 25 Poor
3 Aluminium 880 25 Excellent
4 Aluminium 980 25 Excellent
5 Aluminium 980 60 Excellent
6
Silver Aluminium 
Mix
640 25 Poor
7
Silver Aluminium 
Mix
780 25 Average
8
Silver Aluminium 
Mix
880 25 Good
9
Silver Aluminium 
Mix
980 25 Excellent
10
Silver Aluminium 
Mix
980 60 Excellent
11 Silver
640 25 Poor
12 Silver
780 25 Good
13 Silver
880 25 Excellent
14 Silver
980 25 Excellent
15 Silver
980 60 Excellent
Table 5.1: Firing temperature in relation to contact adhesion
The samples that were screen printed with aluminium paste (Samples 1-5, Table
5.1), reacted very differently to firing temperatures. At 640 and 780°C the aluminium 
appeared light grey in colour with a powdery textured. Adhesion to silicon was poor, such 
that the metallic layer could be scratched away from the substrate with relative ease. At 
higher temperatures, a physical/permanent contact was made between the two materials. 
Samples fired at 880°C and 980°C exhibited excellent adhesion with a dark grey
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appearance. Firing at 980°C fo r an extended tim e (60s) once more created an excellent 
contact, w ith the metallic layer more dark brown in colour. Consulting the metallic paste 
guide, supplied by the manufacturer [8] aluminium contacts light grey in appearance are 
indicative of under-firing, w ith  dark brown indicative o f over-firing. The ideal contact colour 
is mid grey fo r an optim al firing process. The colour description relates well to  the 
experimental results. Light grey under-fired samples (fig.5.6a) were observed at 640 and 
780°C, well fired dark grey samples (fig.5.6b) occurred from  25s at 880 and 980°C whilst 
samples annealed fo r a longer period of tim e at 980°C came out over-fired and dark brown 
(fig.5.6c).
Figure 5.6: A lum inium contacts a fter firing  (a) Under-fired, (b) Optimally fired, (c) Over-fired
The next batch o f samples fired (samples 6-10, Table 5.1) were screen printed w ith  
an alum in ium /silver paste mix. At 640 and 780°C the metallic layer appeared light 
yellow/cream in colour. The adhesion of the sample fired at 640°C was poor and the 
contact easily removed. At 780°C the layer had bonded better to  the silicon substrate, but 
some areas around the edge o f the sample could still be scratched away. At 880 and 980°C 
the alum in ium /silver contact showed greater adhesion, w ith  the contact able to  resist 
scratching and prying from  the substrate. The contact remained a light cream colour. Firing 
at 980°C fo r an extended tim e (60s) did not change the adhesive qualities of the contact, 
although a very small colour change (darker in appearance) was observed. Unfortunately 
the slight colour change was not apparent from  photographs.
The final silicon substrates were printed w ith  silver paste (samples 11-15, Table
5.1). At all temperatures, the paste remained a yellow/cream colour very sim ilar to  tha t of
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the aluminium/silver contacts. At 640°C adhesion to silicon was poor, such that the metallic 
layer could be scratched away from the substrate with relative ease. At 780°C adhesion 
increased to form a good contact, resistant to scratching across most of the sample. 
Samples fired at 880°C and 980°C exhibited the best adhesion. Firing at 980°C for an 
extended time (60s) also proved to create an excellent contact with no significant change in 
colour.
From the firing trials conducted, it was apparent that temperature affected the 
adhesion and properties of the contacts. For aluminium paste, firing at temperatures below 
780°C resulted in the aluminium not forming a complete contact. Such a formed layer 
unsurprisingly had very poor adhesion to silicon. Firing at an elevated temperate of 880- 
980°C provided the required heat to form a complete contact with excellent adhesion. 
Silver aluminium paste also required higher temperatures to form good contacts. A 
temperature of 980°C was found to give a very good result. Reduced temperatures led to 
small areas of the metallic layer having poor adhesion to silicon. For silver paste, a trait very 
similar to that of aluminium and aluminium/silver was observed. Once again firing at a 
temperate of 880-980°C provided an excellent metallic contact. It is important to note that 
no silicon exfoliation took place during the annealing process.
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5.3.2 Contact Thickness
From previous work focused around firing of metallic pastes, none of the single screen 
printed samples exhibited signs of exfoliation. As the exfoliation process relies upon 
mechanical forces from  the therm al mismatch o f materials, it was therefore  apparent tha t 
the thickness of such materials could have a significant effect on the process. Trials were 
conducted to ascertain if the thickness o f the metallic layer would indeed influence the 
silicon exfoliation process.
Single side textured silicon substrates were again chosen, along w ith  screen 
printing fo r the metallic layers. For the trials, three silicon samples were dedicated fo r each 
metallic paste. On each o f these three substrates a d ifferent thickness o f paste was printed. 
The firs t received a single screen printed layer, the second tw o screen printed layers and 
the th ird  three layers. A fter each layer was screen printed the standard drying cycle was 
implemented. Following the final dry cycle, firing was performed in an electric furnace (as 
used previously). For simplicity, the samples were fired at 980°C fo r 25 seconds. The 
tem perature and duration was chosen as previous trials showed that such parameters 
created well adhered contacts fo r all three paste compositions.
The single layer o f screen printed metallic ink behaved as previously trialled, w ith 
excellent well adhered contacts being made to  the silicon substrate w ith  no de-lam ination. 
W hilst firing the second batch o f samples (screen printed w ith  tw o layers of ink) the silver 
printed sample underwent partial silicon exfoliation (fig.5.7). However, samples printed 
w ith  2 layers of alum inium and alum in ium /silver did not exhibit any exfoliation (fig.5.8).
Figure 5.7: Sample w ith  tw o  screen printed layers o f silver paste, resulting in exfoliation of
a small area o f the sample
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Figure 5.8: Sample w ith  tw o  screen printed layers of: a) alum inium paste, b) alum inium
silver paste
From Fig.5.7 it can be seen that a small area of the silver contact has de-laminated 
from  the edge o f the sample. Silicon has been exfoliated from  the substrate by the metallic 
contact peeling away. The result is a separate metallic layer attached to  a th in  silicon foil. 
M etallic paste samples printed w ith  three layers o f paste exhibited similar traits as those 
printed w ith  two. Both alum inium and aluminium silver mix samples did not show any signs 
of exfoliation. Silver paste samples did however exfoliate. W ith the three layers o f paste, 
exfoliation o f the sample was far more pronounced (fig.5.9).
Figure 5.9: Sample w ith  three screen printed layers of silver paste
From investigating metallic paste thickness, it became apparent that only one of 
the three screen printable pastes (formulated fo r silicon solar cell applications) worked fo r 
the exfoliation process. A lum inium  and alum in ium /silver mix pastes were unable to  cause 
any exfoliation in the trials. As both the pastes are form ulated fo r rear contact use on a 
silicon solar cell, they have d ifferent additives to  that o f pastes manufactured fo r top 
contacts. From the literature [9] silicon solar cell silver fron t contact pastes have the 
addition of a glass fr it. The glass fr it  softens at a relatively low tem perature o f 450-550°C
[10] and alloys w ith  the silicon surface. Unlike the other pastes, when the silver paste is
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fired in the furnace, the glass fr it  softens at the silicon silver junction and essentially fuses 
the tw o  d ifferent materials at the junction into one conglomerate layer. Upon cooling a 
permanent contact is formed. When the silver layer is sufficiently thick enough, a high 
tensile force is created due to the therm al mismatch between the tw o materials (silicon 
and silver), and the silver contact peels away from  the substrate. Because the silver and 
silicon are bonded together, a th in layer of silicon is exfoliated from  the substrate during 
the process. From the trials, the m inimum thickness of silver was found to be tw o screen 
printed layers.
Once the m inimum silver contact thickness had been established, W hite Light 
In terferom etry was performed in order to  accurately measure the fired thickness o f the 2 
layer screen printed contact.
<
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Figure 5.10: Thickness measurement fo r double screen printed silver contact using white
light in terferom etry
From fig .5.10 it is apparent that the double printed fired contact (that had facilitated 
exfoliation) was around 46pm thick. In conclusion, fo r any exfoliation to  reliably occur on a 
textured silicon substrate, a silver metallic contact th icker than 46pm is required.
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5.3.3 Printing Methods
Silicon exfoliation was found to require a silver contact thicker than 46pm (2 layers of 
screen printed paste) to  successfully take place. Screen printing several layers of the 
metallic ink becomes tim e and labour intensive due to  drying cycles that must be adopted 
in between printing of each layer. Screen printing in the area of photovoltaics is inherently 
designed fo r depositing layers of around 20pm onto substrates. Other printing and coating 
techniques can be used to yield th icker metallic layers in one deposition. One of the 
simplest techniques is stencil coating, where a squeegee is used to  deposit an ink or paste 
through an open mask/stencil. The thickness of the stencil material u ltim ately dictates the 
thickness o f the printed contact. Stencil coating was analysed as a viable alternative fo r 
printing the silver contacts fo r silicon exfoliation. Stencil coating was performed on 
textured silicon substrates, which were subsequently dried and fired using the same 
conditions as fo r screen printed samples (980°C fo r 25s). The stencil was constructed from  
a 50pm thick PET sheet w ith  a w indow  removed, through which the contact was printed 
and dried at 150°C.
Upon firing and subsequent cooling, the stencil coated contact partially peeled 
away from  the substrate, exfoliating a layer o f silicon along w ith it.
Figure 5.11: (a) Partially exfoliated stencil contact, (b) Thickness measurement of contact.
Fig. 5.11(a) shows the sample after removal from  the furnace and (b) W hite Light 
Interferom eter data used to determ ine the fired contact thickness (70pm). The sample 
showed good exfoliation, w ith  40% of the sample yielding a silicon fo il. From 
experimentation it was concluded that stencil coated silver metallic contacts could be
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successfully used in the exfoliation process. Such a technique would reduce labour and 
processing times compared to  screen printing.
5.3.4 Exfoliation uniformity in relation to printing method
During printing investigations (outlined previously), it was observed that a fter the silicon 
fo il had been peeled away from  the parent substrate, differences in surface uniform ity of 
the fo il were apparent, depending on which printing method was used. In terferom etry was 
used to  analyse surface roughness of a fo il obtained from  a tw o  layer screen printed and 
single layer stencil coated sample (fig.5 .12a and 5.12b respectively).
3-Dimensional Interactive Display
Surface Stats:
Ra 6 71pm
Surface Stats:
Ra: 3 13pm
Figure 5.12 3D topography of (a) Screen printed fo il, (b) Stencil coated fo il
From the three dimensional topography image o f fig .5.12, it is visually apparent that the 
surface o f the fo il obtained from  screen printing is rougher than that obtained by stencil 
coating. The surface roughness (Ra) measurements also reinforce the visual observation. 
The screen printed fo il had a substantially higher surface roughness of 6.7pm, compared to 
only 3.1pm fo r the fo il obtained from  stencil coating.
The differences in surface roughness were attributed to  the printing procedure. 
Screen printing essentially applies the metallic paste through small holes in a mesh onto 
the substrate. Stencil coating however, draws the ink over a mask w ith an open window. 
Ink is allowed to  contact the substrate through the w indow , w ith  the excess being drawn 
away. A screen printed and stencil coated silver contact were analysed to  observe the 
difference in surface topography in relation to  the printing processes (fig.5.13).
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3-Dimensional Interactive Display
Surface Stats:
Ra: 1 93pm
Surface Stats:
Ra 2 31pm
Figure 5.13 3D topography of (a) Screen printed contact, (b) Stencil coated contact
From the 3D topography of the screen printed silver contact in fig .5.13a, it is evident that 
the printing process yields a dimpled non uniform  surface on the contact. The stencil 
coated silver contact o f fig .5.13b yields a more even, smoother surface. The screen printed 
contact had a measured Ra of 2.31pm compared to 1.93pm fo r the stencil coated 
equivalent.
The dimpled effect o f the screen printed surface can be a ttributed to  the screen 
through which the paste was applied. Essentially, drops of paste pass through the screen 
onto the sample to  build up the contact. The stencil coated surface topography displays 
more lateral deviations in the surface, caused by drawing of the ink across the stencil. From 
the analysis of the contact surfaces, the printing process by which an exfoliated sample is 
produced directly relates to  the surface topology of the final silicon foil. During the firing 
process the surface structure of the metallic layer is transferred into the silicon. If the 
metallic contact has enough mechanical strength during therm al expansion and 
contraction, a fo il resembling the surface of the contact is obtained.
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5.3.5 Substrate Type
The exfoliation process relies upon the metallic layer fusing to  the silicon, creating a 
sufficient tensile force to  cleave/peel away a layer o f silicon from  the substrate. The metal 
to  silicon interface and hence the silicon surface, play critical roles in achieving the 
necessary splitting force. Textured silicon substrates had previously been used fo r all 
experiments, due to the ir inherent increased surface area and adhesion. Fig.5.14 shows the 
difference of a textured silicon surface compared to a polished fla t wafer.
Figure 5.14: (a) Textured Silicon Surface, (b) Polished Silicon Surface
From the comparison of the tw o surfaces, it is suggested that the m icro-pyramid 
topography (fig.5 .14a) would give greater adhesion fo r a metallic contact than a fla t m irror- 
finish surface (fig.5.14b). To reinforce the hypothesis that textured silicon was more 
suitable fo r the exfoliation process; silver metallic layers were coated on both textured and 
polished substrates, in order to  observe the affect on exfoliation.
Silicon samples, each w ith  textured or polished surfaces were processed. A stencil 
coated layer o f silver paste was applied to each sample. A fter drying and firing using the 
aforementioned conditions, comparisons were made (fig.5.15).
Figure 5.15: (a) Polished wafer a fter firing process, (b) Textured wafer after firing process
From fig .5 .15a it is observed that the polished silicon substrate coated w ith  metallic ink has 
not undergone any significant exfoliation. The metallic layer mainly peeled away from  the
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substrate without affecting the silicon surface. Unlike polished silicon, the textured sample 
underwent significant exfoliation. The contact peeled away from the substrate taking with 
it a thin layer of silicon. The extent of exfoliation of the polished wafer was significantly less 
than for the textured silicon.
The result of the trial reinforced the hypothesis that the micro pyramid texturing of 
the silicon surface, allows for greater silicon contact area for the metallic ink to sinter to. 
The micro pyramids also facilitate greater adhesion between the metal and silicon during 
the contraction and cooling of the metal layer. The result is an improved exfoliation process 
with larger area silicon foils being produced. In contrast, the contact on the polished silicon 
sample did not have sufficient contact area hence adhesion to produce any significant 
exfoliation.
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5.3.6  Silver Ink Composition
From extensive research it was found tha t only the silver paste tria lled produced 
repeatable silicon exfoliation. Aluminium and silver/alum inium  mix pastes were not 
suitable. DuPont Solamet PV149 silver paste was found to  produce consistent exfoliation 
when fired fo r 25 seconds at a tem perature of 980°C. The PV149 paste was brought to  
market in around 2008 [11] and unfortunately DuPont no longer manufacture it. The 
current alternative offered by DuPont fo r silicon fron t metallization is Solamet PV17A. 
Textured silicon samples were stencil coated w ith  a single layer of the new paste to  
observe if exfoliation occurred.
Figure 5.16: Stencil coated PV17A silver contact on textured silicon after firing
Samples coated w ith  the new PV17A silver paste and processed using standard 
conditions, exhibited no exfoliation. From fig.5.16 it is seen that after the firing  process the 
silver contact has distorted and peeled from  the textured silicon substrate.
To ensure that no difference in process and firing conditions existed compared to 
previous experiments, another textured silicon substrate was coated w ith  tw o separate 
metallic contacts. One contact was produced by coating the new PV17A paste, while the 
other was made up of PV149. Drying and firing cycles remained as previously outlined.
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Figure 5.17: Stencil coated PV17A and PV149 silver contacts on textured silicon substrate
after firing
From fig .5.17 the affect o f the d ifferent metallic pastes on the exfoliation process is quite 
apparent. The PV17A contact once again peeled from  the substrate w ithou t exfoliating any 
silicon. The PV149 contact underwent exfoliation producing a th in  layer of silicon from  the 
parent substrate. The colour o f each contact is also different, w ith  the PV17A silver metallic 
layer being lighter in colour compared to cream/yellow colour of the PV149. From the 
sample it is clear that the new DuPont Solamet PV17A paste is not suitable fo r silicon 
exfoliation.
In order to  understand why such a difference occurred between tw o pastes 
developed fo r the same application, each paste composition was studied. From 
documentation provided by DuPont [12, 13] the main differences between the tw o pastes 
were the inclusion of lead in the PV149 paste and a lower content o f silver in PV17A. The 
PV17A paste was lead free which has an effect on many paste parameters including the 
contact mechanism [13]. The reduced content o f silver could also lead to  less force being 
created during the firing cycle, as the therm al expansion co-efficient would be slightly less 
than that o f the PV149 (which has a higher silver content). The lead borosilicate glass fr it 
plays an im portant role during the firing  of the ink, helping the contact to  adhere to  the 
silicon substrate [14]. W ithout a leaded glass fr it, adhesion is reduced between the contact 
and silicon which was observed during the firing of the PV17A paste. It is therefore 
suggested that the superior performance of the DuPont Solamet PV149 silver metallic 
paste fo r exfoliation, is due to  the inclusion o f the lead based fr it  and a higher silver 
concentration.
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5.3.7 Refinement of silicon exfoliation process
Now that the process conditions fo r silicon exfoliation had been identified. The next step 
was to analyse if the process could be applied in a typical solar cell manufacturing 
environment. The paste and screen printing procedure are already w idely used in the 
industry, therefore processing of the metallic layer fo r the exfoliation process would not be 
an issue. In cell manufacturing however, m ultip le  zone four belt furnaces are usually used 
to fire  contacts. The d ifferent zones help to  achieve solar cell contacts w ith  excellent 
electrical properties. W ork was carried out at a manufacturing facility using a four zone 
infrared belt furnace to  exfoliate silicon, using the newly developed process. For the trials, 
textured silicon samples stencil coated w ith  a single layer of DuPont PV149 silver paste 
were used.
The main adjustable parameters fo r the belt furnace were the zone temperatures 
and belt speed. Experimentation was conducted in order to  find the best parameters fo r 
reliable exfoliation to  occur. Fig.5.18 depicts the furnace program best suited fo r silicon 
exfoliation.
w; ! [__ »;
1500mm/min
Figure 5.18: Four zone belt furnace firing  parameters fo r silicon exfoliation
The firing profile most suited fo r exfoliation consisted of four tem perature zones at 450, 
520, 570 and 975°C respectively (fig.5.18). The coated samples entered the firs t zone at 
450°C whilst moving through the furnace at a belt speed of 1500mm/min. After exiting the 
final zone (975°C) the samples passed through a cooling area (forced cooling at 25°C) 
before being collected from  the belt. Silver stencil coated textured silicon samples fired 
w ith the profile, exhibited good exfoliation.
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Figure 5.19: Silver coated sample (a) Entering furnace, (b) Exiting furnace, (c) A fter firing
Fig 5.19 shows the transition of the sample from  entering to  exiting the furnace. It can be 
clearly observed from  fig .5.19c that the process successfully exfoliated silicon. From the 
tria l, a four zone infrared belt furnace was found to  successfully produce the firing profile  
required fo r silicon exfoliation to  occur. Zone temperatures ranging from  450-975°C, w ith  a 
belt speed of 1500mm/min yielded the optim um  firing  conditions.
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5.3.8 Cell Processing
Previously detailed trials led to  a very good understanding o f the process and parameters 
required to  produce th in silicon foils. The ultim ate aim of the research was the use o f such 
foils fo r silicon solar cell applications.
Once the th in silicon had been successfully detached from  the parent substrate it 
was left w ith  a relatively thick silver metallic layer at the top o f the cell where sunlight 
would normally be incident. Since the contact is solid, no photons are able to  pass through 
such a thick metallic contact and therefore it must be removed completely or partially.
5.3.8.1 Etching Trials
Experiments were conducted into removing the silver contact w ithout damaging the fragile 
layer o f silicon (as th in  as 40pm). Such a th in  layer is mechanically fragile and delicate 
handling is required. A wet chemical etching process was chosen to etch away the thick 
contact. From the literature, a suitable silver wet etchant was found to  be an 
ammonia/hydrogen peroxide solution (two to  three mols of hydrogen peroxide per four 
mols of ammonia are particularly preferred) [15].
To analyse the etchant su itab ility  fo r contact removal, small (10mm2) detached 
silicon foils (40pm silicon attached to  45pm silver) were used. The samples were etched 
until only the silicon fo il remained. A solution o f Ammonia (29.5%)/Hydrogen Peroxide 
(30%) was prepared and the sample introduced into the etchant, cradled in a stainless steel 
basket to help w ith  fo il retrieval a fter etching. Upon immersion in the etchant, the silver 
contact on the sample reacted vigorously w ith the etchant causing the sample to  move 
around the basket (fig.5.20). A fter several minutes it was apparent that as the metal 
contact became thinner, the vio lent m otion of the sample in the beaker caused the th in 
fragile silicon fo il to  break apart. A fter 4 hours the silver contact appeared to be to ta lly  
removed w ith  the textured silicon surface once more visible.
V
Figure 5.20: Silver M etallic contact removal in Ammonia/Hydrogen Peroxide/W ater etchant
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Due to the damage that occurred to  the fragile fo il, a weaker solution of the 
etchant was prepared (by adding water) and the experiment repeated. When the sample 
was introduced, far less activity was observed w ith the sample remaining stationary at the 
bottom  of the basket. A fter 6 hours (tw o hours more than the previous etch), the textured 
silicon surface became visible, indicating tha t the top silver contact had been successfully 
removed. The basket was retrieved from  the solution and dipped consecutively into a 
beaker of de-ionised water in order to  remove any leftover etchant. To aid w ith  the 
removal of the th in fragile silicon fo il from  the basket, the sample was air dried. Once dried, 
various delicate attempts were made to  remove the silicon from  the basket. Unfortunately 
due to the nature of the th in silicon, it broke apart extremely easily w ith  the slightest touch 
of a tweezer. A small piece of the silicon fo il that was retrieved is shown in fig .5.21. From 
the fo il it is apparent tha t the textured surface of the silicon is once more visible, indicating 
the successful removal o f silver. Since the foil would need to undergo fu rthe r processing, 
including printing of fron t and rear contacts, it was clear that an alternative method was 
required in order to  handle the wafer w ithou t it breaking. A technique to remove the 
metallic contact whilst supporting the substrate would be preferable.
Figure 5.21: Textured silicon fo il after metallic contact removal 
5.3.8.2 Patterning of Gridlines
In a silicon solar cell, the fron t contact typically consists of screen printed silver gridlines. 
Since the exfoliated silicon already had a fro n t silver contact, albeit a block contact, it 
would be advantageous to  open up windows in the contact rather than completely 
removing it. Such a method would result in the silicon having silver gridlines which due to 
the ir thickness (45um) would provide additional support during fu rthe r processing (printing 
of rear contacts etc). A silicon exfoliated fo il w ith  metallic contact attached, underwent a 
lithography process in order to provide gridline structures from  a material resistant to  the
- 125 -
etching process. The silver surface not covered by the photoresist material would be 
subjected to the etchant and consequently etched.
A positive lithography photoresist (AZ ECI 3027) was spin coated onto the silicon 
substrate using a recipe relevant for a sufficient resist thickness of 3pm [16]. The recipe 
consisted of applying the photoresist solution onto the substrate, followed immediately by 
spinning at 3000rpm for 60s (with an acceleration value of 500). Following the coating 
procedure a 'soft-bake' was undertaken heating the coated substrate to 90°C for 60 
seconds. After the baking cycle, the sample was loaded into mask alignment equipment 
with a mask consisting of several gridlines. The mask aligner was used to UV expose the 
unmasked resist. After exposure the sample was 'post-baked' (110°s for 60s) before 
submerging in the resist developing chemical 'AZ 726 MIF'. The sample was left in the 
solution until only gridlines of photoresist remained. Due to the slight curvature of the 
small exfoliated samples, there was an inconsistency of gridline width across the sample. 
Despite this, well formed gridlines of resist were apparent on the surface.
The next step was to etch away the unprotected silver. The less reactive mixture of 
Ammonia/Hydrogen Peroxide was used as in the last etching trial. Previous 
experimentation found that after 6 hours the silver had been removed using the etchant. 
Unfortunately after 6 hours with the photoresist gridline samples, the resist layer was 
removed before complete silver etching occurred.
Due to the thickness of the silver contact (45um) it was not possible to vertically 
etch in between the resist gridlines without compromising the resist pattern. Coupled with 
the problem of non-uniform exfoliated samples to begin with, lithography patterning of the 
gridlines was not feasible.
5.3.8.3 Support structure
From the mixed success of previous experiments, it was established that removing the 
entire silver contact was possible, but transporting and further processing the foil without 
breakage was not. Partially etching away the contact to leave a gridline structure had 
proven to be very difficult, due to the curvature of the foils and issues around etching. It 
was imperative that an additional material was found to support the thin silicon foil during 
the removal of the silver contact, and for further processing. As silicon photovoltaic cells 
have both front and rear contacts, attention was drawn to the possibility of applying the 
rear contact before removal of the front block contact. Typical back contacts in silicon solar 
cells consisted of large aluminium block contacts with aluminium/silver busbars (primarily
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fo r soldering external connections). If an alum inium rear contact could be implemented 
prior to  etching, it would undoubtedly give greater support to  the fragile exfoliated silicon 
fo il.
The addition of an alum inium contact as a support structure would be very useful, 
but a method of to ta lly  removing the silver contact layer w ithou t corrupting the integrity of 
the aluminium contact was crucial. Brief experim entation found that the conventional use 
of the silver etchant (Ammonia/Hydrogen Peroxide) used previously, also etched 
aluminium at a similar rate. Further investigation indicated that commercially available 
chromium etchant (eerie ammonium n itra te/perch loric acid) could possibly provide the 
necessary etching selectivity [17].
A fter the process o f silicon exfoliation to  achieve a silicon fo il bonded to a silver 
contact, standard back contact aluminium ink DuPont PV381, was applied to  the rear of 
sample (silicon face). The paste was applied by brush, taking care not to  paint over the 
edges of the silicon which could result in an electrical short circuit. A fter application the 
paste was dried and fired in a four zone belt furnace using the conventional recipe 
previously used (zone temperatures ranging from  450-975°C, w ith  a belt speed of 
1500mm/min). Before removal of the silver contact, SEM imaging was implemented to  
observe the cross section of the sample (fig.5.22).
S4800 1 OkV 8.8mm x500 SE(M) 100um
Figure 5.22: SEM imaging of cross section o f exfoliated sample w ith  alum inium rear contact
From fig .5.22 the silicon is sandwiched between a 61.5um silver and 42.1um aluminium 
contact respectively. The exfoliated silicon itse lf is around 40um thick. Following the
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addition of the aluminium back contact, the sample underwent a wet etching process in 
order to  remove the silver fron t contact. For the etching, standard chromium etchant was 
used due to  its selectivity to  etch silver faster than alum inium. The sample was introduced 
to the etchant and remained fo r 30 minutes when it was visually observed that the fron t 
contact had been removed. It was noted that long before the silver contact was completely 
etched away, it would detach from  the silicon. Fig.5.23 shows an SEM image of the silver 
contact detachment from  the textured silicon fo il mid way through the process.
Figure 5.23: Silver contact detachment from  silicon fo il substrate
From fig .5.23 it is observed that the silver fron t contact detaches from  the silicon 
fo il in the presence of the chromium etchant solution. It is suggested that one reason fo r 
this is that a d ifferent material composition is form ed at the interface of silver and silicon. 
The chromium etchant is able to  remove such material far quicker than silver alone. The 
removal o f the interface layer by which the silver and silicon is bonded together, results in 
the tw o materials detaching from  one another.
Once the reaction had resulted in fu ll detachment of the silver from  the fo il, 
imaging of the surface of the silicon fo il was performed. Assessment o f the surface of the 
silicon was im portant to  observe if the m icro-pyramid texturing remained.
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Figure 5.24: SEM image o f silicon surface a fter silver contact removal
The textured surface of the silicon fo il was still observed after the etching process 
(fig. 5.24). When comparing the topography o f the fo il to  one o f a surface before starting 
the experiment (fig.5.14a); differences are quite apparent. The micro-pyramids have lost 
defin ition, w ith a more rounded uneven profile. The variation in topography is associated 
w ith  the bonding of the metallic contact and its subsequent etching. As previously 
described, a glassy layer is form ed in between the silver and silicon substrates essentially 
creating a very th in layer o f alloyed materials at the interface. Removal o f the silver contact 
reveals the silicon pyramids.
The removal o f the silver contact also had the added benefit o f dramatically 
reducing the curvature of the sample. Fig.5.25 shows the silicon fo il and the subsequent 
metallic layer (now detached). The fo il can be seen to be relatively fla t compared to  the 
removed silver layer which remains curled. The returning of the silicon fo il to  a fla tte r 
profile shows that the silver metallic layer caused the initia l curvature, due to  the therm al 
expansion and contraction it underwent during firing and subsequent cooling. Removal of 
the metallic layer also removed the mechanical stress from  the Si foil.
Figure 5.25: Silicon fo il and metallic contact after separation
Despite the removal of the thick silver layer, the silicon fo il remained supported by the 
alum inium contact previously applied to  the rear. SEM imaging concluded tha t the 
alum inium back contact had remained intact during the etching o f the silver fron t contact.
Silicon
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Figure 5.26: SEM image of silicon fo il a fter silver fron t contact removal
From fig .5.26 the silicon foil now has no fron t contact which would otherwise restrict light 
from  entering the semiconductor material. The alum inium back contact has however been 
maintained, providing a rear electrical contact as well as a vital mechanical support fo r the 
th in foil.
Now that the silver contact had been removed, a new gridline fron t electrical 
contact could be fabricated. Typically, gridlines are applied to  the top of a silicon solar cell 
via screen printing. Despite the aluminium providing support fo r the substrate, the method 
of screen printing a thick ink requires a fla t surface w ith  reasonable strength. Since the 
sample even w ith the alum inium contact was still only around 80um, screen printing was 
not suitable due to  non-uniform ity and frag ility  issues. Instead a 1pm silver layer was 
deposited onto the sample by physical vapour deposition. To avoid to ta l sample coverage, 
a shadow mask was produced so that only th in  gridlines would be deposited on the surface 
of the cell.
To ensure tha t the fu lly  processed solar cell would not be damaged during 
electrical measurements, tw o extended fro n t and rear contacts were attached. The 
contacts were electrically connected to  the cell using a silver conductive ink (Electrolube 
SCP). A fter application, the sample was placed on a hotplate at 150°C fo r 120 seconds to
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enhance adhesion of the ink. To fu rthe r protect the cell, the sample was bonded to a glass 
slide fo r greater mechanical support (fig.5.27).
Figure 5.27: Fully processed 40pm th in silicon solar cell w ith  textured surface (2.5cm2)
5.3.8.4 Efficiency measurements
Efficiency measurements o f the cell were finally conducted in order to  observe the 
electrical characteristics of the u ltra-th in  silicon solar cell. From table 5.2 the efficiency of 
the measured cell was found to be 1.08%. Although this efficiency is quite low, it is 
im portant to  note that the cell produced was far from  optimal. It is therefore suggested 
that significant efficiency gains could be made by enhancing the electrical contacts and 
anti-reflective properties of the cell. A solar cell produced using a similar exfoliation 
technique exhibited an efficiency of 10% although process conditions are unclear [6].
For the work, the fron t contact was sputtered w ith  silver, producing a contact 
thickness o f only 1pm. Electroplating on top o f the existing sputtered contact would create 
a thicker and better electrically perform ing contact. Although the fron t surface of the 
exfoliated fo il was already textured using conventional KOH etching, no ARC was deposited 
onto the cell. By depositing a coating and opening windows prior to  metal deposition, the 
anti reflective properties of the cell would increase. The ARC coating would also allow fo r 
surface passivation of the cell. Process induced shunts in the cell from  micro cracks form ed 
during silicon exfoliated could also have a negative effect upon the efficiency of the cell, 
although due to the nature o f the exfoliation process, preventing such shunting would be
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very difficult. Despite possible shunting, improving the electrical contact and anti reflective 
properties of the cell, are expected to improve the cell efficiency significantly.
Voc V________ IscA_____ JscmA/cm2 I max A______ Vmax V
0.26003141 0.03240213 16.20106602 0.01629624 0.13195466
Fill Factor Efficiency Rat Voc R at Isc_____ Power W
25.5219 1.0752 7.572116 8.334 0.00427262
Table 5.2: Efficiency measurement for 40pm thick exfoliated silicon solar cell
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5.4 Summary
In this chapter the process of silicon exfoliation was investigated in order to produce ultra- 
thin silicon substrates for photovoltaic applications. Such substrates have great potential 
for reducing material consumption and therefore cost. Experimentation was carried out on 
various parameters relating to firing temperature, contact thickness, printing methods, 
substrate type, and ink compositions. Scanning Electron Microscopy and White Light 
Interferometry were used to analyse samples.
A critical parameter for reliable exfoliation was found to be the firing temperature 
of the contact. A period of 25 seconds at 980°C was found to be suitable for exfoliation. 
Despite testing a range of metallic pastes suitable for silicon solar cell production, only one 
paste (DuPont Solamet Silver PV149) was found to work successfully. A sufficiently thick 
metallic layer was required to provide enough mechanical force for exfoliation to occur. 
This related to a minimum contact height (after firing) of 46pm. Such a contact required 
two screen printed layers or one stencil coated layer of the silver paste. Using a thicker 
contact than 46pm was found to produce a more effective exfoliation. Textured silicon 
substrates normally used for silicon solar cell fabrication were found to be useful for 
exfoliation. The micro pyramid texturing on the surface of the substrates, allowed for 
excellent adhesion of the metallic contact during expansion and contraction from the firing 
cycle.
The extensive trials allowed for repeatable exfoliation to occur, producing ultra thin 
silicon foils. A novel processing structure was formulated to convert the silicon foils into 
fully operational solar cells. Initial cells measured around 1% efficient, but it is envisaged 
that great efficiency gains could be achieved with better electrical contacts and 
optimisation of the techniques. The silicon exfoliation process developed was successfully 
tested in a commercial silicon solar cell manufacturing facility.
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Chapter 6: Reflectivity Suppression
6.1 Introduction
Maximising the amount of light entering a solar cell is extremely important. A silicon wafer 
has a polished surface acting almost like a mirror. Such a high reflectivity means that a large 
proportion of light is simply reflected away and thus wasted. Such light could have 
potentially contributed to current generation instead. Reducing the reflectivity of the wafer 
surface is therefore essential. An in depth review of properties affecting reflectivity and 
current research areas were covered in Chapter 3. In industry two methods of reflectivity 
suppression are typically adopted for crystalline silicon solar cells. The first is a chemical 
etch to roughen the surface of the silicon. The second is the application of an Anti 
Reflective Coating (ARC).
The texturing technique currently used for monocrystalline substrates is popular 
mainly due to the crystal lattice arrangement of (100) monocrystalline silicon substrates, 
(which yields a microscale pyramid textured structure when anisotropically etched). With 
the ever increasing demand for thinner silicon substrates such a texturing process may no 
longer be suitable. One method for producing thin silicon substrates is by using an 
exfoliation technique. From experimentation conducted in this work, 40pm thin silicon 
solar cells were produced. Despite the starting material for the thin substrates being (100) 
monocrystalline silicon, only the upper most exfoliated foil can use standard anisotropic 
etching with success. Because the exfoliation process disrupts the surface of the next foil, 
such etching might not create well formed pyramidal structures as would a prime wafer. 
The micro pyramid structures of conventional texturing can be several microns in height 
and the structured surface would mechanically weaken the thin silicon substrate. 
Alternative methods are therefore required to texture the thin silicon solar cell substrates 
of the future.
Other methods exist for roughening the surface of a silicon wafer. One such 
method has the ability to produce a rough anti-reflective surface using low cost processing 
techniques. The method is porous silicon formation, which essentially creates nanoscale 
pores in the surface of a silicon wafer. Investigations into the suitability of porous silicon as 
an anti-reflective surface were conducted on reclaimed polished silicon wafers. Several 
methods of creating such structures were assessed including metal assisted etching, 
nanoimprint lithography and electrochemical etching. SEM and UV-VIS-NIR 
spectrophotometery were used to analyse the porous silicon surfaces.
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6.2 Experimental Procedure
For the investigation of porous silicon, the following procedure was implemented. For this 
work, reclaimed polished monocrystalline silicon substrates were used. The silicon wafers 
were first doped with an n-type phosphorous emitter junction as described in Chapter 4.
Two ways of producing porous silicon were investigated. The first by using a metal 
assisted etching (MAE) technique and the second by electrochemical etching of the surface. 
For metal assisted etching, metal nanoparticles required for the technique were sputtered 
onto the Si surface using physical vapour deposition. Due to sample size constraints with 
deposition and characterization equipment, emitter doped silicon wafers were cut into 
30mmx30mm samples. To achieve the deposition, a DC power of 8W was used with 
30sccm Ar corresponding to a deposition rate of 0.5A/s, using a Kurt J Lesker PVD 75 with a 
Torus magnetron source.
Following the deposition of metal nanoparticles onto the surface of the silicon 
substrates, wet chemical etching was performed. The etch solution consisted of HF (50% 
concentration), Hydrogen Peroxide (30% concentration) and De-ionised Water with the 
ratio 5:2:15 respectively. The samples were etched in the solution for 60 seconds before 
being thoroughly rinsed with de-ionised water and blow dried with compressed nitrogen 
gas.
The process of creating PSi via electrochemical etching was conducted differently 
to that used by the MAE technique. P-type reclaimed polished silicon substrates were cut 
into 30mmx30mm pieces before being loaded into a specially designed etch vessel 
constructed of Polytetrafluoroethylene (PTFE). Two electrodes were used in an electrolyte 
solution of HF (50% concentration). One electrode was attached to the bottom of the 
silicon substrate (this electrode being insulated from the solution) whilst the other was 
suspended above the silicon (10mm) in the HF solution. A power supply provided the 
necessary potential required for the process. Initial experiments used a fixed voltage of 
1.5VDC transpiring to a current of 15.4mA.
After the etching of substrates to create a porous silicon surface, SEM and WU 
were used to assess the surface topography. A UV-VIS-NIR spectrophotometer was used to 
measure the reflectivity of the silicon samples before and after various etching procedures.
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6.3 Experimental Results
6.3.1 Porous Silicon -  Metal Assisted Chemical Etching
6.3.1.1 Metal Deposition
Metal assisted etching of porous silicon for reflectivity suppression was first analyzed on 
reclaimed polished silicon substrates. Since the process to create pores in the substrate is 
heavily dependent on the metallic particles deposited. Experimentation first focused 
around the choice of material for deposition.
From the literature silver metallic nanoparticles were found to produce a good PSi 
anti-reflective structure on silicon after etching [1]. Physical vapor deposition (via 
sputtering) of silver nanoparticles was chosen due to the simplicity and reproducibility of 
the deposition method. Sputtering is typically used to deposit a thin film of a material onto 
a substrate. Since the porous silicon would require nanoparticles to create the pore 
structures, experimentation was carried out to observe deposited silver particle 
dimensions.
Reclaimed polished silicon samples were sputtered with silver particles. A crystal 
monitor (essentially a quartz crystal whose frequency changes in respect to the amount of 
material deposited onto it) was used to give an estimation of the thickness of the layer 
deposited. Following the deposition, SEM imaging was used to visualize and measure the 
particle size. Three different deposition thicknesses were performed, estimated to be 2nm, 
5nm and lOnm by the crystal monitor.
The first step was to observe the surface of the silicon after deposition. SEM 
enabled a high resolution image to be taken of each of the sample surface (fig.6.1). SEM 
also allowed for accurate measurements of the particle diameters. It is apparent that the 
particle diameters vary over the surface of silicon. Due to the variance, an average particle 
size was determined by measuring several particles and taking an average (over an area of 
200nmx200nm). As the particle size differed across each of the three samples analysed, an 
average was found for each using the same method as above. The 2nm (fig.6.1a) and 5nm 
(fig.6.1b) samples revealed average particle diameters of 13nm and 16nm respectively. The 
lOnm sample was more of a series of interconnected particles with diameters of around 
30nm in diameter. For the 2nm and 5nm depositions, instead of a film forming relating to 
the thickness indicated, isolated particles with diameters 13nm and 16nm were produced. 
The results from the deposition trials revealed that sputtering equipment was capable of 
producing isolated nanoparticles without any additional annealing processes.
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Average Particle Diameter -  13nm 500nm
Interconnected Partrcles -  30nm 500nm
Figure 6.1: SEM Image of Si w ith  deposition o f a) 2nm Ag, b) 5nm Ag and c) lOnm Ag 
6.3.1.2 Chemical Etching
Following the successful nanoparticle deposition process, the samples were chemically 
etched fo r 60s in a solution of hydrofluoric acid, hydrogen peroxide and de-ionized water. 
Care was taken to place and remove the samples into the solution quickly as a rapid 
reflectivity change was observed, as shown in fig .6.2.
a b
Figure 6.2: 2nm Ag deposition a) Before etching, b) A fter 60s etch. Before etching the 
camera flash is reflected by the sample
A fter 60s the samples were immediately introduced into a beaker of de-ionised water to  
stop the chemical reaction. A fter blow drying o f the samples, the samples were reimaged 
using SEM.
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Figure 6.3: SEM Image o f PSi form ed deposition o f a) 2nm Ag, b) 5nm Ag and c) lOnm Ag
from  chemical etching in HF/H20 2
From SEM images obtained o f the newly form ed PSi layer (fig.6.3) it is evident that the 
surface o f the polished silicon has changed significantly. The silver particles that were once 
on the silicon surface have burrowed into the silicon and created pores. From inspection of 
the SEM images, the diameter of the pores relate to  the diam eter of the deposited metal 
nanoparticles. Fig.6.3a/b exhibit isolated pores, whereas the sample surface of fig .6.3c has 
interconnecting pores much larger in diameter than those of the other samples. The 
distribution of metallic nanoparticles directly relates to  the d is tribution of pores after the 
etching procedure. The larger the particle size the larger the diameter o f pores created.
From the literature [2], a pore depth o f 200-300nm was found to be sufficient for 
silicon photovoltaics, due to  the cut-o ff in reflectivity gain fo r pores any deeper than this. In 
order to  assess the depth of the pores, the samples were cleaved in order to  expose the 
cross-section o f the porous silicon (fig. 6.4).
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200nm
Figure 6.4: Cross-section of PSi from  deposition o f a) 2nm Ag, b) 5nm Ag and c) lOnm Ag
From the SEM images of fig .6.4, it was found that a 60 second etch o f the 2nm and 5nm 
samples, resulted in pores around 300nm deep. For the lOnm sample, etched under the 
same conditions, pores as deep as 600nm were observed. A possible explanation fo r this 
difference is that the lOnm particles were far larger than those deposited fo r the 2nm and 
5nm samples. The larger particles have greater mass and w ill etch deeper into the silicon 
under the same etching conditions due to the effect of gravity.
6.3.1.3 Anti-reflective Properties
Following analysis of the PSi layers, despite a visual change in reflectivity o f the silicon 
surface, accurate reflectiv ity measurements were needed in order to  compare the anti- 
reflective properties of the PSi against commercial anti reflective processes. The three 
d ifferent samples reflectivities were measured along w ith  that of a bare polished substrate 
as a reference. As silicon solar cells require photons w ith  energy equal to  or higher than the 
band gap fo r silicon (1.12eV), reflectiv ity over a specific spectral range was desirable. To 
find the spectral range required, the threshold wavelength was required.
Since wavelength \  can be determ ined using:
A = j  (6.1)
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As a silicon cell is being used as well as a PSi layer, taking the lowest band gap o f the tw o 
materials w ill give the longest wavelength tha t can be absorbed; therefore Eg of silicon 
( l. le V )  w ill give:
A =  1.13 x 10 6m = 1100 nm
Therefore, fo r silicon solar cells (w ith a PSi layer) only wavelengths below llOOnm  can 
contribute to  current generation. Reflectivity of the PSi samples was measured between 
300-1100nm using a spectrophotometer.
From the reflectiv ity data obtained in fig .6.5, polished silicon w ithou t any 
treatm ent had an average reflectivity o f 45.86% over the wavelengths o f 300-1100nm. The 
porous silicon samples showed significant reduction in reflectivity. In fact the 2nm and 5nm 
samples showed an average reflectivity o f 7.30% and 7.15% respectively. The lowest 
reflectivity o f porous silicon was from  using a lOnm deposition of silver, which had an 
average of 6.68%.
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Figure 6.5: Reflectivity suppression of PSi
Creating a PSi surface drastically decreased the reflectiv ity o f the polished silicon starting 
substrate. For the technique to be fa irly evaluated, the samples were next compared to 
commercially used reflectivity suppression methods, namely textured silicon and textured 
silicon w ith  an additional silicon nitride ARC.
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Figure 6.6: Reflectivity o f PSi compared to  commercial process
From the reflectiv ity comparison in fig .6.6, it can be seen that a polished silicon surface that 
undergoes a standard KOH texturing process has its average reflectivity reduced from  
45.86% to just 20.24% (red plot). Commercial silicon cells not only adopt m icro-texturing of 
silicon but also an additional ARC coating, typically silicon nitride. From the reflectiv ity data, 
an average reflectivity of 7.56% can be achieved by the  addition o f such an ARC. The porous 
silicon samples were found to far outperform  standard textured silicon alone and have 
similar ability to  that of textured silicon w ith  an additional silicon n itride coating. The lOnm 
deposition of silver had an average reflectiv ity of just 6.68%, which is actually lower than 
the commercial anti-reflective suppression technique o f textured silicon plus an ARC. This 
low average reflectiv ity is very exciting as it had the greatest reflectiv ity suppression of all 
the samples tested. The porous silicon layer in question can be produced in a single process 
unlike the commercially adopted method of having a textured surface plus a separately 
applied ARC. It must be noted however that the approach undertaken in this work uses 
sputter equipment which is quite complex and expensive. The next area of investigation 
was how to produce porous silicon features using a more economic means. Two very 
d ifferent approaches were taken, the firs t by Nanoim print lithography and the second by 
electrochemical etching o f the silicon surface.
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6.3.2 Porous Silicon -  Substrate Conformal Im print Lithography
To overcome the issues of having to  sputter metal nanoparticles as part o f the porous 
silicon process, a relatively new technique was investigated. Substrate Conformal Im print 
Lithography (SCIL) is a form  of Nanoim print Lithography (NIL) w ith  the ability o f 
reproducing nanoscale features onto a photo curable resist through a simple imprinting 
action. The nanoscale features are firs t prepared on a silicon master wafer as shown in 
fig .6.7(1), before a 'soft stamp' is created as in fig .6.7(2-6). The soft stamp is made from  a 
more suitable flexible material which can be used to  im print the features in a resist. A 
wafer is coated w ith  a photo curable resist and then the replicated stamp is used to im print 
the features from  stamp to  resist. U ltraviolet light is then used to cure the resist so that the 
features are set permanently. The stamp is retracted leaving the cured, patterned resist on 
the Si surface. The resist acts as a barrier layer during etching so that the features set into 
the resist are physically etched into the substrate w hilst the resist protects o ther areas 
from  being etched. The overall result is that the finished wafer mimics the features created 
on the master wafer, w ithou t using any complex equipment.
The firs t part o f the process was to  create the master wafer and make a replicated
stamp.
Curing of PDMS
Fabricationof rigid master wafer
Separation of master wafer
Application of PDMS PolymerHBHHI
Sandwich between thin glass Sof( Slamp fabricated
Figure 6.7: SCIL Stamp Replication Process Schematic.
(1) Si master wafer w ith  fabricated PSi layer
(2) Coating of flexible soft stamp polymer material (PDMS) on master wafer
(3) Flexible glass substrate applied on top of stamp polymer material
(4) Heat curing of stamp polymer material (at 50°C)
(5) Separation of glass/polymer stamp from  Si master wafer
(6) Completed soft polymer stamp
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The first step in investigating the suitab ility fo r SCIL reproduction o f PSi was to  create the 
master wafer. As this wafer would be a one o ff, from  which many more could be created, it 
was fabricated using the metal assisted etching process previously described. As PSi 
produced from  a lOnm Ag deposition had the lowest reflectivity, this process was chosen 
to  produce a 4" (10cm) silicon master wafer. Fig.6.8 shows a picture o f the wafer before 
(left image) and after PSi form ation (right image). The only change made to the process was 
the etching time was reduced from  60s to  30s to  create shallower (300nm) pores.
Figure 6.8: Image of Silicon wafer before and after PSi form ation
Several smaller silicon pieces of a similar wafer were also processed in conjunction w ith  the 
master, so that inform ation (topography and hydrophobic nature) could be obtained 
w ithout damage of the master. One such piece was imaged using SEM to check the pore 
sizes of the PSi surface (fig.6.9).
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Figure 6.9: SEM conform ation of PSi form ation
After verifying the form ation of PSi, the next step in the process was to  replicate a stamp 
from  the master wafer. The replication process consisted of applying a layer of 
Polydimethylsiloxane (PDMS) to  the PSi surface, fo llowed by a th in  (200pm) glass sheet.
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After curing, the PDMS/glass layer would be detached from  the master thereby generating 
the replicated soft stamp. Before replication was attempted, an anti-sticking layer was 
deposited onto the PSi master surface. The layer was required to  aid in the separation of 
the master from  the stamp after curing. A suitable anti-sticking layer was found to be FDTS 
(1H,1H,2H,2H perfluorodecyltrichlorosilane) [3]. The FDTS solution was evaporated onto 
the wafer at 50°C fo r 8 hours in a vacuum oven. A quick test to  verify the efficiency of the 
anti-sticking layer was then performed. Fig.6.10 shows the result o f the test after water 
droplets were pipetted onto an untreated (left o f image) and treated (right o f image) 
wafer.
Figure 6.10: Silicon wafer before and a fter FDTS treatm ent
When water was dropped onto a wafer w ithou t FDTS treatm ent wetting of the surface 
occurs, hence it is hydrophilic in nature. Once an anti-sticking layer of FDTS is evaporated 
the surface becomes hydrophobic and w etting  does not occur, indicated by the more 
spherical shape of the water droplets. For a more accurate analysis of the layer, contact 
angle measurements were taken. From fig .6.11 it is apparent that the measurement 
returned a contact angle of 130.7° indicating the PSi surface was indeed highly 
hydrophobic.
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Figure 6.11: Contact Angle of PSi wafer surface after FDTS layer
Following the successful evaporation of an anti-sticking layer, the surface was reimaged in 
order to  verify that the FDTS layer was sufficiently th in  enough to  avoid blocking of the 
silicon pores. Once more a smaller sample was imaged that had undergone exactly the 
same processing conditions as the master wafer.
5.29nm
Figure 6.12: SEM of FDTS layer a) Surface, b) Cross section
From fig .6 .12a it is observed that despite the evaporation of the anti-sticking layer, the 
pores o f the PSi remain largely unaffected. From observing the cross section of the sample 
(fig.6.12b) the FDTS layer was measured as being only 5.29nm (from the difference in 
contrast from  SEM imaging), although it is quite possible that the layer is indeed th inner 
due to  the quality of the image.
Once the anti-sticking layer had been assessed and found to be suitable, replication 
of the master PSi surface onto a stamp was attempted. The master wafer was placed onto 
one side of the master replication tool (MRT) fo llowed by a th in 200mm 2 glass wafer on the 
other. The master replication tool is used fo r soft stamp production by using tw o heated 
vacuum chucks. The glass wafer had been treated previously w ith  an adhesion promoter. 
Both substrates were held in place by vacuum. lOgrams of PDMS was then degasses
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thoroughly and poured onto the surface o f the master wafer. The tool was then closed, 
applying the glass wafer on top of the PDMS layer creating a Si wafer/PDMS/Glass wafer 
stack. A picture of the stack in the master replication too l is shown in fig .6.13.
Figure 6.13: SCIL Stamp replication of PSi features using master replication tool
Following a 2 day cure in the MRT to  harden the PDMS, the stack was removed and loaded 
into the separation tool (fig.6.14). The tooling essentially used tw o  plates, one to vacuum 
contact the master wafer and the second to vacuum contact the glass substrate. The tw o 
plates were then slowly separated to  remove the stamp (PDMS w ith  glass substrate) from  
the master wafer.
Figure 6.14: SCIL Stamp separation tool
Unfortunately it was extremely d ifficu lt to  separate the master wafer from  the stamp. Full 
separation was not possible and during the process the glass substrate broke. To observe 
what was going on at the interface between the master and PDMS, the stack was cut into 
several pieces and SEM performed on the cross section o f the samples. To aid w ith SEM 
analysis, the samples were sputtered w ith  a th in  8nm gold layer so they became electrically 
conducting. From investigation o f the contact interface between the PDMS and PSi surface, 
tw o issues were observed.
The firs t problem was related to  the separation itself. From fig .6.15 it can actually 
be seen that in various areas of the PDMS/PSi interface, during the separation the PDMS
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delaminated the PSi layer from  the Si base. The adhesion between the PDMS and PSi layer 
must have been strong enough that the porous layer can be physically broken away from  
the base material. Such adhesion over such a large area as a 4" wafer would result in an 
enormous force required to  pull away the layer of PSi. Due to this adhesion, large scale 
separation was unsuccessful. It is suggested that as the FDTS coating was shown previously 
to  be an effective anti-sticking layer, the very nature o f the porous silicon was to  blame. 
When firs t applied the PDMS was liquid and able to  flow  into the pores o f the silicon 
surface. Some of the pores are not perfectly vertical in nature and deviate from  the normal. 
PDMS that had made it into such pores upon curing became solid. The force required to  
pull the PDMS from  the deviated pores was so large that the surrounding PSi detached 
from  the wafer. It is also surmised that an even coating of the anti-sticking layer in such 
pores could be compromised leading to  sidewall adhesion. Height aspect ratio of pores 
could therefore be unsuitable fo r the SCIL process.
Figure 6.15: PSi detachment from  Si base
The second issue exposed was related to the coverage of the PDMS layer. From the 
SEM image of fig .6 .16a, it is clear that in some areas large cavities exist between the PDMS 
and PSi surface. The higher magnification image (fig.6.16b) shows a series of silicon pores 
that are completely empty. It is suggested that the small diameters of the pores restrict the 
flow  of the viscous PDMS during stamp replication. One reason fo r this is that as the PDMS 
flows across the top o f the PSi, air can be trapped inside some o f the pores. Since there is 
no way o f the air escaping, the PDMS is unable to  penetrate into the pores.
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PDMS
Figure 6.16: Cavities between PDMS and PSI
From investigating the use of SCIL fo r PSi replication, several problems were encountered. 
Despite the successful application of an anti-stick layer, separation of the master w afer 
from  the stamp was unsuccessful. Further investigation was performed which found tha t 
some areas of the PSi layer had been torn away from  the silicon base substrate. Other 
areas revealed the opposite effect, where no PDMS had entered the silicon pores. Overall 
the use o f SCIL fo r PSi replication has proven to  be quite d ifficu lt due to  the high aspect 
ratio structures that PSi is comprised of. Enhanced anti-sticking layers, PDMS viscosity 
modification and conducting the replication in a vacuum could potentia lly solve the issues 
encountered. Unfortunately such enhancements would inevitably add to  the complexity of 
technique and could prevent its mainstream use.
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6.3.3 Porous Silicon -  Electrochemical etching
Electrochemical etching is a well established technique o f producing porous silicon. The 
main issue w ith  its use fo r mass production is the need to  isolate the rear surface of the 
silicon substrate and the rear electrode from  the electrolyte solution. The purpose of the 
experiment was to  design, fabricate and test an electrochemical etching cell/chamber that 
could successfully insulate the rear silicon surface and contact from  the solution. As the 
e lectrolyte in electrochemical etching o f porous silicon is often HF [4], components of the 
chamber had to  be HF resistant. Due to  severe health risk associated w ith  the acid, the 
chamber was also designed to allow fo r secondary containm ent o f the acid if a leak should 
occur. Fig.6.17 shows the design of the electrochemical chamber.
Teflon inner container DC Source
Teflon outer beaker
Sikcon 
Brats Efcttodk
Side View Top View
Figure 6.17: Design o f chamber fo r electrochemical etching of PSi 
The design of the chamber allowed fo r a brass electrode to  be seated in a large outer 
beaker onto which the silicon substrate would be placed. A second smaller beaker w ith the 
bottom  removed and a sealing o-ring could then be lowered onto the silicon substrate. 
Compressing the inner and outer beakers together would deform the o-ring thereby 
creating a w atertight seal. The electrolyte solution could then be added into the inner 
beaker, in turn contacting the fron t surface of the silicon substrate only. As the rear 
electrode was situated in the outer beaker, it was insulated from  the etching solution. The 
chamber was also designed so that if a leak through the o-ring did occur, the solution 
would exit into the outer containm ent beaker, where it could be safely removed.
It was im portant that materials were used to  construct the chamber to  resist the 
acid electrolyte (HF). Polytetrafluoroethylene (PTFE) beakers were used as the inner and
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outer containm ent vessels. One of the most im portant components in the design was the 
use of an o-ring to  contain the solution in the inner most beaker only. Standard n itrile  o- 
rings were found to seriously degrade in HF. Fluorocarbon polymer o-rings (Viton®) were 
selected instead due to  the ir excellent chemical resistance. The components o f the 
chamber are shown in fig .6 .18a along w ith  the assembled chamber fig .6.18b.
Figure 6.18: a) Chamber components and b) Fully assembled chamber
Following construction o f the chamber, an initial etch was performed to  evaluate its 
performance. From the literature [4] a suitable constant voltage o f 1.5V was identified and 
used w ith an electrolyte solution of 50% HF. The voltage transpired to a current of 15.4mA 
over the area to  be etched, measured as 0.6cm2. A fter tw o minutes, etching was stopped 
and the chamber emptied. Upon removal o f the silicon sample it was apparent that the 
area exposed to  electrochemical etching had reduced reflectiv ity (fig.6.19).
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Figure 6.19: Si substrate a fter etch at 1.5V, 15.4mA fo r 2minutes
SEM was performed on the region in order to  observe the effect o f the etching process. 
From fig .6.20 the silicon surface has pores from  the etching process; hence a PSi layer was 
formed. From fu rthe r magnification of the surface the pores are uniform  across the sample 
w ith  measured diameters of around 5nm. The presence o f a PSi layer confirmed that the 
etching chamber was capable o f producing porous silicon.
c _9nL.
Figure 6.20: SEM of Si substrate a fter etch at 1.5V, 15.4mA fo r 2minutes
Although electrochemical etching of silicon was confined to  a small area during this 
experiment, this was due to the size of the chamber constructed. By scaling up the 
chamber, fu ll wafers could be etched using this simple technique. If a PSi layer could be 
electrochemically produced, mimicking the anti-reflective properties of previous 
investigations, the technique could replace standard industrial anti-reflective processes. 
Although the area of PSi obtained from  using the electrochemical etching chamber was too 
small fo r reflectivity measurements, electrochemical etching has been shown to  produce 
an effective anti reflective layer, yielding 15.5% effic ient silicon solar cells [5]. It is 
im portant to  mention however tha t fu rthe r work is required to  assess the surface 
passivation capability o f such a PSi layer.
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6.3.4 Zinc Oxide (ZnO) nanowires
Alternative anti-reflective processes to enhance existing anti reflecting surfaces were also 
investigated. One such technique was the use of ZnO nanowires to enhance the anti- 
reflective properties of commercially used textured silicon cells deposited with a SiNx ARC.
The experiments into ZnO nanowire enhanced ARCs were conducted along with a 
fellow member of our research group at the university, Dr Yufei Lui. My role in the work 
was to assist in the fabrication and measurement of the cells.
For these experiments, 5cm x 5cm (100) p-n doped (200pm thick) reclaimed 
textured silicon substrates were used. Texturing was performed using the standard KOH 
recipe outlined in Chapter 4. The next step was to spin coat a solution of zinc acetate on 
the textured samples. The zinc acetate was deposited as the seed layer for ZnO growth. 
Spin coating of the zinc acetate solution onto the samples was performed at 3000rpm for 
40 seconds, followed by a post bake at 160°C for 7 minutes. The samples were next 
submerged in a growth solution of hexamethylentramine and nitrate hexyhydrate, 
dissolved in de-ionised water. The samples in the solution were placed into an 800W  
microwave for 2 minutes to promote growth of the ZnO nanowires. After microwaving, the 
samples were removed from the solution and blown dry with low pressure nitrogen gas as 
not to damage the newly formed nanowires. More information on the microwave assisted 
synthesis process of ZnO nanowires growth can be found in the work by Unalan et al [6]
A SiNx ARC layer was then deposited onto the ZnO nanowire surface using plasma 
enhanced chemical vapour deposition equipment (Oxford Plasmalab80 PECVD). The PECVD 
process consisted of two process gases, NH3 and 5%SiH4+95%N2, with flow rates of 50sccm 
and lOOsccm respectively. A chamber pressure of lOOOmTorr was used along with an RF 
power of 20W. The samples were placed on a heated platen (250°C) within the equipment 
and nitride deposited using the above conditions for 6 minute duration.
After deposition of the ARC, SEM imaging was performed on the surface. Fig.6.21a 
depicts a micro-textured pyramid after the growth of ZnO nanowires and the subsequent 
deposition of SiN. ZnO nanowires are clearly present crating a uniform coating on the 
pyramid. A sample was also cleaved so that the cross-section of the layer could be 
analysed. From fig.6.21b, the cross-section image reveals the textured Si/ZnO nanowire/SiN 
ARC structure. The images of ZnO nanowires show that the process was successful in 
fabricating the Si/ZnO/Nitride structure.
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Figure 6.21: ZnO nanowires on textured Si, a) Top view, b) Cross-sectional view
Reflectivity measurements were subsequently conducted in order to  measure the 
effectiveness of the enhanced ZnO ARC coating. In order to  compare the process, standard 
textured substrates and ones coated w ith  a SiN ARC were measured. Fig.6.22 shows the 
reflectance of each sample.
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Figure 6.22: Reflectivity measurement o f textured silicon surface w ith  SiN and ZnO+SiN
From fig .6.22, the results show that the anti-reflective properties of bare textured Si were 
enhanced by 54.25% w ith deposition of a SiNx ARC. By the addition of a ZnO/SiN onto bare 
textured Si the enhancement is increased to 63.68%. Therefore the ZnO-SiN combined ARC 
layer reduced the reflectance from  16.86% to 6.12% in comparison w ith the textured 
silicon substrate. Even compared to a textured Si sample w ith  an additional SiN ARC, the 
addition o f ZnO nanowires still related to an enhancement of 1.59% across the effective 
absorption range.
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Finally, textured silicon samples were processed into functioning silicon solar cells. 
Front and rear contacts were screen printed onto the cell and fired in the standard four 
zone IR belt furnace. Fig.6.23 shows the finished solar cell. As in the reflectivity comparison, 
o ther textured cells were produced and subsequently coated w ith  a SiN ARC layer in order 
to  compare against the ZnO enhanced cells.
Figure 6.23: Fully fabricated reclaimed silicon solar cell w ith  the ZnO and SiN combined ARC
The electrical efficiency of fabricated cells was measured using an Oriel l-V solar tester 
(Newport Corporation). Based on the A M I.5 solar spectrum, the test showed that the 
photoelectric conversion efficiency of the cells w ith  the ZnO-SiN combined ARCs was 
increased from  17% to  17.3%, compared to  the efficiency of the cells w ith a SiN ARC only 
(fig.6.24). It should be noted that doping and carrier m obility in the reclaimed silicon wafers 
was not optimised, thus lim iting cell performance. Nevertheless, it is clear that cells using 
the ZnO-SiN combined ARCs perform  better than those using a standard SiN ARC.
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Figure 6.24: l-V performance of the solar cells w ith  SiN and ZnO+SiN ARC
From experimentation, a novel microwave based rapid growth of ZnO nanowires was 
successfully implemented and applied to low cost silicon solar substrates. ZnO-SiN 
combined ARCs were developed and studied fo r the application of enhancing the light
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capture properties of low-cost solar cells, based on reclaimed silicon substrates. The results 
show that the solar light capture property of the ZnO-SiN combined ARCs was increased by 
1.59%, resulting in an efficiency improvement of 0.3%, in comparison with the conventional 
monocrystalline textured silicon solar cells with just a standard SiN ARC.
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6.4 Summary
The majority of this chapter focused upon the use of porous silicon as a viable alternative 
to texturing. From previous work in Chapter 5, thin silicon solar cells were produced from 
(100) monocrystalline silicon substrates by an exfoliation method. As exfoliation disrupts 
the surface structure of the silicon substrate, conventional alkaline etching to produce 
textured silicon pyramids could prove difficult. PSi was identified as an alternative anti- 
reflective structure which uses acid based etching mechanisms which are not orientation 
dependent.
Experimentation into the formation of porous silicon via metal assisted etching 
(MAE) was implemented first. Sputtering equipment was used to deposit silver 
nanoparticles onto polished reclaimed silicon substrates. Subsequent etching underneath 
the particles resulted in pore creation. From deposition and etching a series of 
interconnected silver particles with average diameters of around 30nm, and a very low 
reflectivity of 6.68% was measured. Such a reflectivity was not only lower than standard 
KOH textured substrates, but also lower than that of commercially used textured Si with an 
additional SiN ARC layer. Since the PSi had such excellent anti-reflective properties, it could 
potentially replace not only the texturing process but also the additional ARC coating also. 
Therefore solar cell reflectivity suppression could be achieved in a single step. However 
silver deposition by sputtering is a costly step, so alternative low cost methods of PSi 
formation were investigated.
Substrate conformal imprint lithography was assessed as such a technique. 
Unfortunately due to the high aspect ratio of the PSi surface, issues were encountered 
during stamp replication.
Another potentially low cost method was electrochemical etching of PSi. A special 
chamber was constructed in order to trial the process. From initial experimentation it was 
found that PSi could be successfully produced using simple equipment. Although the area 
of PSi obtained from using the electrochemical etching chamber was too small for 
reflectivity measurements, electrochemical etching has been shown in literature to 
produce an effective anti reflective layer, yielding 15.5% efficient silicon solar cells [5]. It is 
therefore suggested that the electrochemical etching setup could potentially be adopted by 
industry for anti-reflective PSi formation.
Although this chapter dealt mainly with porous silicon structures, an enhanced ARC 
was also investigated. ZnO nanowires were used to reduce reflectivity of a commercially 
adopted process even further. By using ZnO nanowires grown on textured Si substrates and
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deposited with a SiN ARC, reflectivity was found to decrease even further. The process of 
growing the nanowires used a rapid microwave growth technique. Full silicon solar cells 
manufactured using the process exhibited an efficiency improvement of 0.3% in 
comparison with conventionally produced textured silicon solar cells with just a standard 
SiN ARC.
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Chapter 7: Silver Nanowire Solar Cell Enhanced Contacts
7.1 Introduction
The importance of reducing the reflectiv ity o f a cell has been shown in Chapter 7. More 
light capture essentially translates to  more current generated by a cell. Ensuring that this 
extra current is not wasted requires efficient metallic contacts to  be made to the 
semiconductor substrate. The fron t m etallization of a typical crystalline silicon solar cell is 
responsible fo r collecting the current generated. It is therefore essential to  the efficiency of 
a cell that there is a sufficiently large top contact to  collect as much current as possible. 
Satisfying these criteria in most semiconductor devices is relatively straight forward, by 
applying a block contact. However a solar cell requires photons of sunlight to  be able to 
enter the cell through the very same surface on which the contact is situated. Applying a 
standard block contact would therefore render the device inoperable, as no light would 
enter the cell so the photovoltaic effect would not take place. On the other hand, applying 
a small contact would allow lots of light to  enter the cell but current collection would be 
very poor. For silicon photovoltaic devices there is thus a trade-off between contact area 
and shading. If contacts are spaced too far apart then resistive losses become large 
(carriers must travel a larger distance to the contacts therefore  increasing the probability of 
recombination before reaching the contacts), too close and shading losses become a 
problem. Front contacts are therefore designed as a compromise o f the tw o loss 
mechanisms. Figure 7.1 shows a crystalline silicon solar cell w ith  a typical fron t contact 
structure.
Busbars
Gridlines
Figure 7.1: Typical silicon solar cell w ith three busbar top contact arrangement
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In fig .7.1, the cell contact consists of three busbars and a large number of smaller gridlines. 
Since screen printing is commonly used, lim itations of gridline w idths are around 100pm. 
Various alternative m etallization techniques can be used to  produces smaller gridlines for 
silicon photovoltaics such as sputtering [1] and plating [2]. Having th inner gridlines 
(clOOpm) is advantageous but more complex and expensive equipment is required, 
ultim ately adding to  the processing cost of a cell. The added efficiency benefit in relation to  
an increased price is deemed not to  be cost effective.
Screen printing metallization fo r silicon solar cell fron t contacts is well established 
and relatively cheap w ith  a high throughput also. Enhancing the electrical performance o f a 
conventional screen printed contact w ithou t adding significantly to  shading loss would be 
highly advantageous. The use of transparent conducting electrodes (TCE) has fu lfilled such 
a requirement. Unfortunately ITO has several issues related to  it. The main issue is that 
indium as a material is in short supply and therefore expensive [3].
In recent years, several investigations have focused upon the use of conducting 
nanowires as transparent conducting electrodes (discussed in more detail in Chapter 3 of 
this thesis). Silver nanowire contacts have been shown to have excellent electrical 
performance, while maintaining good optical transparency (fig.7.2).
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Figure 7.2: Optical transm ittance of transparent Ag NW electrodes [4]. Nanowire density 
decreases resistivity but also decreases transm ittance
The vast m ajority of applications using silver nanowires have been related to  its use as a 
replacement fo r ITO. Little research has been conducted around the use of silver nanowires 
to  enhancement the electrical performance of standard screen printed silicon solar cell
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Ag NW 110 Ohm/sq 
Ag NW 38 Ohm/sq
 Ag NW21 Ohm/sq
 Ag NW 12 Ohm/sq
 ITO 50-300 Ohm/sq
contacts. Only one article was found analysing the affects of silver nanowire deposition 
contacts for crystalline silicon solar cells, and this article stated that such an application had 
not been previously demonstrated [5]. The publication did not use nanowires to enhance a 
standard top contact (as will be presented in this work) but instead as a standalone 
transparent conducting top contact. Work by J. W. Gao et al [6] studied the effects of a 
nanowire contact on textured silicon, however the nanowires were not deposited but 
made up from a series of silver nanoparticles sintered together.
The fundamental purpose of this experimental study is to analyse the affect of 
applying silicon nanowires to a conventionally produced silicon solar cell front contact. 
Factors investigated include nanowire deposition methods, conductivity trials and the 
suitability of various silicon surfaces for the contact process. After investigation of such 
parameters, a repeatable fabrication process was developed to produce silver nanowire 
enhanced silicon solar cell devices.
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7.2 Experimental Procedure
Reclaimed polished and textured silicon wafers, supplied by Pure Wafer Pic, were cut into 
various sizes dependent on the experimental process. As every wafer undergoes a rigorous 
cleaning procedure at the factory (complying with the requirements of the microelectronics 
industry) additional cleaning was not required. Where textured substrates were used, 
texturing was performed at the Pure Wafer factory using KOH wet etching. Additional 
information on the cleaning and texturing procedures implemented at Pure Wafer can be 
found in Chapter 4. Silicon solar cells were processed using the standard conditions also 
outlined in Chapter 4.
Solar cell samples were either Meyer rod or spray coated with 115nm diameter (35pm in 
length) silver nanowires supplied from Seashell Technology.
After nanowire deposition, dimensional measurements and surface 
characterisation was performed with a Hitachi S4800 Scanning electron Microscope. For 
electrical efficiency measurements, a Newport Oriel* l-V Test Station was used at standard 
A M I.5 solar spectrum.
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7.3 Experimentation Results
7.3.1 Deposition Trials
Depositing silver nanowires onto an existing silicon solar cell structure could allow for 
enhanced current collection w ith  m inimal increases in shading losses. Before 
experim entation could be carried out to  determ ine the effect o f such an application of 
nanowires, a viable deposition method had to  be determ ined. An in depth literature review 
revealed tw o suitable deposition techniques; rod coating and spray coating.
To assess the suitability o f the tw o methods fo r the PV cell application, silver 
nanowires were rod and spray coated onto polished silicon samples. 20mm x 20mm single 
side polished (600pm thick) silicon samples were cleaved from  a 200mm parent wafer 
using a diamond scribe. Silver nanowires w ith  diam eter 115nm and 35um in length were 
purchased from  Seashell Technology. The nanowires were supplied in a solution of 
Isopropanol (IPA) at an estimated lw t% . For deposition trials, the nanowire solution was 
diluted fu rthe r w ith  IPA at a ratio of 1:10. The final solution gave an equivalent o f lOOOppm 
of nanowires in IPA. 25pL of the solution was applied to  the silicon samples by either rod or 
spray coating.
Rod coating of the silver nanowire solution was completed using a 10# (number 10) 
Meyer Rod (wire wound rod that meters the deposition medium). The solution was first 
pipetted onto the edge of the silicon substrate before being drawn across the sample using 
the rod. Fig.7.3 depicts the Rod Coating experimental setup used.
Nanowire
Solution
Figure 7.3: Silver nanowire rod coating procedure
Spray coating of the silver nanowire solution was completed using an Iw ata HP-AR 
a irb rush . The solution was pipetted into the internal tank of the airbrush before being 
sprayed over the sample using a constant back and fo rth  movement. For uniform  
deposition, the spray gun was kept at a distance of 5cm above the sample. To avoid 
contam ination, nitrogen gas at a pressure o f lb a r  was used as the propellant fo r the 
airbrush. At such pressure, the rate of deposition was calculated to be 97.8pL/s. Fig.7.4 
details the Spray Coating experimental setup used.
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Figure 7.4: Silver nanowire spray coating procedure
After the nanowire solution was applied using both methods, SEM (Hitachi S4800) was 
used to characterise the unifo rm ity  of the tw o  deposition techniques. W hite light 
In terferom etry was also performed on samples (Veeco NT-2000) in order to  measure 
topographical changes.
From Fig.7.5 it is apparent that the rod coated silver nanowires have been 
uniform ly spread across the polished silicon surface. The wires are relatively straight and 
range from  just a few  microns to  tens o f microns in length. The nanowires are arranged in a 
largely random fashion w ith  some overlapping one another, form ing a mesh type structure. 
The mesh is not entirely continuous due to the presence of isolated wires. The 
discontinuity suggests that more nanowires are needed fo r a complete mesh to be form ed.
Figure 7.5: Rod Coated AgNW's on Polished Si Substrate
Nanowires deposited by spray coating (fig.7.6) exhibit traits sim ilar to  that o f the 
rod coated samples. Such shared qualities include; uniform ity, variable length o f wires and 
the inconsistency of a complete mesh. The main difference of spray coating is that the 
nanowires are not as straight. It can be clearly seen in the SEM image of fig .7.6 that several
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of the wires have significant curvature, w ith  one form ing a complete circle. An explanation 
for the difference can be attributed to the very high aspect ratio of the wires (micros in 
length but nanometers in diameter). When ejected from  the airbrush, drag on the very th in  
wires causes them to curl up in mid air. Since the nanowires are inelastic they land on the 
silicon surface w ith  the same curvature.
Figure 7.6: Spray Coated AgNW's on Polished Si Substrate
After analysing the deposition methods, it was found that both succeeded in depositing 
uniform silver nanowire layers on a polished silicon substrate. Before the deposition 
methods could be applied to  silicon solar cells, the structure o f the cell was investigated fo r 
suitability of rod and spray coating. Primary analysis was conducted using SEM imaging to 
visualise the surface topography of a typical silicon solar cell, on to  which silver nanowires 
would be coated. From the study, tw o significant observations were made that ruled out 
rod coating as a suitable candidate fo r nanowire deposition.
The first issue (visualised in the SEM image of fig. 7.7) shows the random pyramidal 
m icro-texturing of the surface o f a silicon solar cell. It is apparent that the surface is very 
rough w ith  good anti-reflective properties (as it was designed to be) but is not suitable fo r 
rod coating applications. Rod coating is effective only w ith  relatively fla t surfaces. Such a 
rough surface as textured silicon w ith sharp pyramids could damage the fragile silver 
nanowires as they are drawn across the sample.
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Figure 7.7: SEM image of pyramidal m icro-texted surface o f a typical silicon solar cell
The second issue involves the fron t contact topography of a conventional silicon 
solar cell. As rod coating works best on fla t surfaces, any topographical changes could 
cause the road to deviate and deposit uneven areas o f the nanowire solution. Fig.7.8 shows 
the fron t surface o f a silicon solar cell. Front contacts are applied by arranging a series of 
narrow gridlines connected by a central busbar. Such gridlines are typically screen printed 
and have a w idth around 170pm. It is apparent from  the image tha t the silver fron t contact 
is protruding from  the surface o f the cell and white  light in terferom etry was used to  
measure the step change. From the In terferom eter data (fig.7.9), the fron t contact gridline 
height was measured to  be around 30pm.
Figure 7.8: SEM image of a silicon solar cell fron t contact gridline
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Figure 7.9: In terferom etry (3D and line profile) o f fron t contact gridline step height change
relative to  the silicon substrate
Using the data obtained fo r a typical silver fron t contact gridline of a solar cell, the rod 
coating process fo r nanowire deposition becomes problematic. The method essentially 
draws the nanowire solution across the silicon sample. When faced w ith  a sharp gradient 
change such as a protruding gridline contact, the rod would unavoidably deviate upwards, 
as illustrated in fig .7.10. Such a movement would leave an unregulated gap underneath the 
rod where nanowires could collect.
Rod Direction at Step Change
Excess Nanowires Front Gridline 
Electrical Contact
Figure 7.10: Depiction of step change on rod coating silver nanowires
Spray deposition is not as susceptible to  step changes as rod coating, due to  the non- 
contact elevation o f the airbrush. As the solution is being deposited above the sample 
surface, collection around step changes is not such an issue, as illustrated in fig 7.11.
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Airbrush Direction at Step Change
Front Gridline 
Electrical Contact
Figure 7.11: Depiction of step change on spray coating silver nanowires
After extensive investigations, it was concluded that fo r silver nanowire deposition onto 
textured silicon solar cells, spray coating is the preferred method. Due to  the rough surface 
from  silicon texturing and the significant changes in step height across the wafer surface 
(contact gridlines), rod coating was ruled out as a viable deposition method. Such surface 
roughness and variable topography would not only damage the fragile nanowires, but 
cause them to collect at the base of existing contact gridlines. Spray coating is not affected 
by such roughness and topographical changes. Thus spray coating is suited most for
applying nanowires to  an existing silicon solar cell.
A fter a suitable deposition method had been found, the next challenge was to
assess the transm ittance and conductivity of a spray coated silver nanowire mesh.
- 169 -
7.3.2 Conductivity Trials
Before applying silver nanowires to  actual solar cells, importance was placed on finding the 
m inimum amount of solution required fo r a conducting nanowire mesh to be formed. Any 
isolated regions of nanowires would not contribute to  contact enhancement. In fact the 
areas would shade active cell area w ith no additional efficiency benefits.
A copper printed circuit board (PCB) was designed and fabricated (fig.7.12) in order 
to  assess the conductivity o f a silver nanowire mesh between spaced apart contacts. The 
copper track contacts were spaced 1mm apart to  simulate the distance between tw o  fron t 
contact gridlines of a silicon solar cell. The size of the circuit board was designed to  be 5cm 
x 5cm to simulate the size of a small scale silicon solar cell which would ultim ately be 
fabricated once conductivity trials had concluded.
Copper Track
Insulation $1mm
Figure 7.12: PCB layout of copper tracks on insulating substrate fo r silver nanowire
conductivity trials
A ratio o f 1:10 AgNW solution to  IPA was used. Each applied spray coated layer 
used 104pL of the prepared solution. The same Iwata HP-AR airbrush was used w ith 
nitrogen gas at a pressure of lba r, corresponding to  a deposition rate of 97.8pL/s. Since the 
contacts were electrically isolated from  one another, a mesh of nanowires formed across 
the contacts should result in a change in conductivity. To find the m inimum silver nanowire 
concentration required fo r an effective conducting mesh, the solution was spray coated 
across the whole sample. I-V measurements were then performed between the tw o PCB 
contacts using an electrical analyser and probe station. If no conduction was observed, 
another layer was applied and the procedure repeated, until conductivity was recorded 
(indicating the presence of a continuous mesh).
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Figure 7.13: Electrical measurement across 1mm gap (between the Cu tracks) after
A fter one application (104pL) o f the nanowire solution, no conductivity was observed 
(Green IV trace fig .7.13). The current was essentially zero indicating an open circuit 
between the tw o PCB contacts. A second application o f the solution was made and the 
sample re-measured. The sample, now w ith tw o iayers, still did not exhibit any conduction; 
once more indicating an open circuit between the contacts. A fter the th ird  application the 
sample began to show signs of possible conduction, albeit w ith  very low current. It can be 
seen from  the th ird  application plot that the current begins to  slightly increase at a voltage 
range o f 0.8V-1V. Despite the increase the current remains in the micro to  nano amp range 
(MO resistance).
A fter a forth  application, the sample had been subjected to a to ta l o f 416pL o f the 
silver nanowire solution (before evaporation of the IPA). When IV measurements were 
performed between the PCB contacts, the sample showed conductivity (fig.7.14). Averaging 
the current and voltage readings resulted in an average resistance of 6520.
application of nanowire layers
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Figure 7.14: Electrical measurement across 1mm gap a fte r application o f 4th nanowire layer
Following the successful conductivity trials, the nanowire layers were characterised using 
SEM imaging.
Figure 7.15: SEM of 4 layers o f silver nanowires
Since most nanowires in the mesh were now in contact w ith  one another, current was able 
to  flow. Thus, from  experiments it was found that 4 applications (416 pL) of AgNW solution 
was required to  construct a conducting mesh across a gap o f 1mm. The average resistance 
of the silver nanowire mesh across the 1mm gap was found to be 652Q. Fewer than four 
layers rendered the network incomplete and non-conductive.
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7.3.3 Nanowire Conductivity Enhancement
Despite fou r layers of silver nanowire solution being conductive, it would be advantageous 
to  fu rthe r improve the electrical characteristics of the mesh. Reducing the resistance from  
652Q would be preferable over adding fu rther nanowire layers, which would increase 
shading. From the literature, various schemes fo r improving the contact between silver 
nanowire junctions have been investigated. Two such techniques are compression [7] and 
thermal annealing [3]. Using compression to  ensure tha t intersecting wires are electrically 
in contact w ith one another is not a suitable method fo r use w ith  a solar cell substrate such 
as silicon. Commercially produced silicon solar cells are only around 180pm thick so any 
compression force could fracture the cell, w ith  significant performance issues arising.
Thermal annealing of nanowires is more suitable fo r silicon photovoltaics, but 
repeatable annealing results are d ifficu lt to  obtain due to  the random deposition nature of 
the nanowires. In many cases, nanowires begin to  fuse and simply break apart as shown in 
fig. 7.16.
Figure 7.16: Silver nanowires annealed at 180°C fo r lOminutes
Difficulty w ith  the annealing process has been encountered previously in the literature. 
Annealing fo r 60s in a N2 environment at 400°C was found to  be suitable [5]. Unfortunately 
such an annealing cycle adds complexity and cost to  the process due to the requirement o f 
a nitrogen environment and increased therm al budget.
W hilst perform ing electrical measurements on nanowire samples, an interesting 
discovery was made. From the conductivity trials previously described, re-measuring the 
samples yielded some very exciting observations. Once a sufficiently thick layer of 
nanowires had been deposited (creating a conducting mesh), perform ing fu rthe r electrical 
measurements led to an improvement in conductivity.
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Figure 7.17: Repeated l-V measurements across 1mm gap decreased the electrical 
resistance o f AgNW mesh (after 4 layers)
Such improvements are shown in fig .7.17 where the firs t measurement performed yielded 
an average resistance o f 6520. Just ten measurements later the resistance had dropped to  
only 2900. A fter fo rty  measurements (in tota l), the resistance reached its lowest value o f 
just 1990. The result is that the resistance after fo rty  measurements is almost four times 
lower than to  begin w ith. It was also observed that any more measurements after the 40th 
no longer change the resistance significantly. Re-measuring the sample after several 
m inutes still has no significant affect on the reduction of resistance indicating stability has 
been achieved in terms of electrical conductivity.
Such large decrease in resistance to a constant value suggests a permanent change 
has been made to  the nanowire mesh. Imaging the intersection of individual nanowires 
before and after electrical measurements could yield im portant inform ation.
Figure 7.18 SEM images o f nanowire junction: (a) Before electrical measurements (b) A fter
50 electrical measurements
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From the SEM images, nanowires after repeated electrical measurements (fig.7.18b) look 
largely similar to nanowires that had not been measured (fig.7.18a). The only slight 
difference is the intersections of the nanowires. After multiple electrical measurements, 
the nanowires are clearly fused together at each point of intersection, whereas before any 
electrical measurement, the nanowires appear to simply overlay one another. It is 
therefore suggested that the nanowires that underwent multiple electrical measurements, 
are better electrically attached to one another (lower junction resistance of the fused 
intersections). Any further measurements no longer have effect because they are optimally 
attached. One hypothesis why the resistance falls during electrical measurement is due to 
the current passed along the wires that connect from one PCB contact to another. The 
current along such a small wire causes localised heating which in turn fuses it to the next 
wire in the mesh. The electrical annealing effect could remove the need for any additional 
treatments to reduce the resistivity of the mesh. As silicon solar cells generate current, it is 
anticipated that such an electrical annealing effect would be observed.
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7.3.4 Optical Analysis
The transparency of a silver nanowire mesh for solar cell applications is critical, as if 
shading losses caused by the nanowire mesh become too large, any increase in electrical 
performance will be lost.
Nanowire layers were deposited onto glass sheets in order to measure the 
transmittance loss for varying densities of nanowires. The glass sheets were cut into 5cm2 
pieces in order to simulate the size of a small scale silicon solar cell, which would ultimately 
be fabricated. As in previous experiments, a ratio of 1:10 AgNW solution to IPA was used. 
Each applied layer used 104pL of the prepared solution. The Iwata HP-AR airbrush was 
again used with nitrogen gas at a pressure of lbar corresponding to a deposition rate of 
97.8pL/s.
Glass samples sprayed with 4, 6 and 10 layers of the solution were measured using 
a spectrophotometer in order to assess the transmittance over the useable spectrum for 
silicon solar cells. A glass sample that had not been deposited with nanowires was
measured as a reference.
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Figure 7.19: Transmittance of glass substrate after AgNW applications
From the spectrometer data of fig.7.19, it is observed that increasing the number of 
applications of the nanowire solution onto the glass decreased the transmittance. The 
reference sample had a transmittance from 400-1200nm of around 91%. After 4
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applications of the nanowire solution (4xl04pL), the transmittance fell to around 89%. 6 
and 8 applications of the solution onto glass substrates resulted in a transmittance 
measurements of 87% and 83% respectively. Despite the 115nm diameters of the silver 
nanowires, as the density increases, more light is prevented from travelling through the 
sample. The enhancement of the electrical properties that silver nanowires can bring must 
be carefully balanced with the shading losses they inadvertently incur.
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7.3.5 Full Textured Silicon Solar Cell Trials
After the coating and conductivity trials had been concluded, silver nanowires were ready 
to be applied to a fully operational silicon solar cell. It was previously found that 4 
applications (4 x 104pL) of 1:10 nanowire/IPA solution was required for conduction to 
occur across the gap of a typical front contact gridline arrangement. Using the result, 
experiments were designed to produce 4 groups of nanowire deposited cells. Group one 
would receive 4 applications of the solution, group two 6, group three 8, and the 
forth group would receive 10 applications. The experiments would provide valuable data by 
observing the change in cell efficiency in relation to the amount of silver nanowire solution 
applied. For each group of samples, 3 textured solar cells were measured so that an 
average efficiency could be measured (improving result accuracy).
Several 5cm2 (300pm thick) textured silicon solar cells were fabricated ready for the 
nanowire applications. A full description of the solar cell fabrication process has been 
previously covered in Chapter 5. To avoid repetition, only the major production steps are 
highlighted below:
•  Silicon wafer (200mm, 100 orientation) texturing using Potassium Hydroxide (KOH)
•  Emitter junction 'doping' by thermally diffusing Phosphorylchlorid Phosphoryl 
Chloride.
•  Backside wafer grinding
•  Dicing of wafer into 5cm2 squares
•  Front and rear electrical contact printing
•  Firing of electrical contacts
•  Tabbing of cell connections
Once the solar cells had been fabricated (fig.7.19), each cell was tested using a Newport 
Oriel Sol3A solar simulator. Measurements allowed for an efficiency to be recorded for 
each cell before the deposition of nanowires. Any change in efficiency after deposition 
would therefore be attributed to the nanowire coating. Four groups of three solar cells
were measured. Table 7.1 lists the average efficiencies of each group of textured silicon
solar cells before any nanowire deposition.
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Sample Group 
Number
Average efficiency (%) 
before nanowire application
1 7.67
2 7.93
3 9.68
4 9.33
Table 7.1: Silicon Solar Cell Average Efficiencies before nanowire deposition
Figure 7.20: Fabricated textured silicon solar cells
Now that an efficiency baseline had been calculated fo r each solar cell, the silver nanowire 
solution could be spray coated onto the surface. As previously described, each group 
received d ifferent applications o f the nanowire solution as listed in table 7.2.
Sample Group 
Number
Applications of nanowire 
solution received per cell
Am ount of solution 
received per cell (pL)
1 4 416
2 6 624
3 8 832
4 10 1040
Table 7.2: Applications o f nanowire solution received fo r each sample group
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Following the application of the silver nanowires, each sample was re-measured using the 
solar simulator in order to observe the affect of the nanowires on efficiency (table 7.3).
Applications of 
nanowire 
solution
Average efficiency (%) before 
nanowire applications
Average efficiency (%) after 
nanowire applications
4 7.67 7.69
6 7.93 8.06
8 9.68 9.16
10 9.33 8.49
Table 7.3: Silicon solar cell average efficiencies before and after nanowire depositions
In order to assess the performance of the silver nanowire deposition process, the average 
efficiency results of cells before the deposition and after were compared. From fig.7.21 it is 
apparent that for 4 applications of the nanowire solution, the efficiency remained relatively 
unchanged with only a slight increase of 0.03%. The data suggests that the 4 nanowire 
depositions did not substantially increase the efficiency of the cell nor did it decrease it. 
Therefore the increase in current collection must be equal to that of the shading losses 
incurred by the nanowire mesh. For the cells that received six applications, a small 
efficiency gain of 0.13% was recorded. The efficiency gain implies that the increase in 
current collection by the nanowire mesh was greater than the shading losses incurred. For 
the cells that received eight applications, a large efficiency loss of 0.52% was recorded. The 
efficiency decrease suggests that the increase in shading by the nanowire mesh was larger 
than the enhancement of current collection. For cells receiving ten applications, a 
substantial efficiency loss of 0.84% was recorded. The efficiency decrease is attributed to 
the increase in shading by the nanowire mesh far outweighing the enhancement of current 
collection. It is important to note that despite each cell being measured several times in 
order for an average efficiency value to be obtained, significant changes in efficiency were 
not found indicating the absence of the electrical annealing affect. It is hypothesised that 
during l-V measurements of nanowires deposited between two contacts, current is forced 
along the mesh from one contact pad to another. Once a nanowire mesh is deposited onto 
an existing solar cell front contact structure, current is distributed throughout the gridline 
contacts as well as the nanowire mesh. This distribution prevents heating of the nanowire 
mesh which was attributed to the reduced resistance in the conductivity trials.
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Figure 7.21: Solar cell efficiencies before and after nanowire depositions
From analysing the data obtained in fig .7.21 it is apparent that the amount of nanowires 
applied to  the surface of a textured solar cell has a strong influence on the efficiency of the 
cell. Six nanowire applications (corresponding to  a to ta l solution volume of624pL) is the 
optim um  amount o f silver nanowires fo r efficiency enhancement to  occur. Less than this 
amount has no affect on the cell efficiency, whilst any more starts to  degrade cell 
performance. In fact depositing a volume of 1040pL o f the nanowire/IPA solution degrades 
the cell performance from  9.33% to 8.49%
Even when the optim um  amount of solution was sprayed onto the cells, the 
efficiency only increased from  7.93% to 8.06% (0.13% enhancement). To fu rthe r 
understand why such as small efficiency gain was measured, SEM was performed on a 
textured silicon sample that had received 6 applications of the nanowire solution (fig.7.22).
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Figure 7.22: Textured silicon solar cell a fte r 6 nanowire applications
From the SEM image it can be seen that the nanowires despite resting on the surface o f the 
silicon have very little  contact area w ith the silicon cell. The small contact area is due to  the 
surface texturing of the silicon. As m icro-pyramids have been etched into the silicon (as an 
anti-reflective treatm ent), when the nanowires are applied, they sit on the side or tips of 
the pyramids as shown in fig.7.23. As the nanowires are quite rigid they cannot contour to  
the pyramids. Only areas where the nanowires physically contact the silicon will collect 
electrons. The small efficiency gains measured fo r the cells are due to this small contact 
area between the silicon and silver nanowires. If the nanowires were able to  contact the 
silicon over a greater area, current collection would be enhanced and therefore larger 
efficiency gains measured.
Ag N anow ire
Textured  Si
Figure 7.23: Illustration of nanowire contact points between textured silicon pyramids
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7.3.6 Full Polished Silicon Solar Cell Trials
Analysing the behaviour of the nanowire interaction w ith  a textured silicon surface led to 
the identification of contact area issues. Two ways to  overcome such issues would be to 
either modify the nanowires to  form  around the silicon pyramids, or use a fla tte r silicon 
surface. To contour the nanowires around such an intricate shape as a pyramid would be 
very d ifficu lt due to  the random textured surface o f a silicon cell. A far easier method 
would be to  use a polished fla t silicon substrate.
To assess the effect o f depositing silver nanowires onto a fla t silicon surface, 
m ultiple polished silicon solar cells were fabricated. The experimental procedure was kept 
the same as that of the previous experiment (where textured cells were fabricated and 
AgNWs deposited on top of the cells). The only difference w ith the new work was that 
polished silicon (600pm thick) was used as the starting substrate (i.e. the KOH texturing 
step was om itted). Please see previous work above fo r experimental details.
Once the solar cells had been fabricated (fig.7.24), each was tested using a solar 
simulator. Four groups of three solar cells were measured. Table 7.4 lists the average 
efficiencies of each group of polished silicon solar cells before any nanowire deposition.
Figure 7.24: Fabricated polished silicon solar cells
Sample Group 
Number
Average efficiency (%) 
before nanowire application
1 3.34
2 2.98
3 3.22
4 3.77
Table 7.4: Silicon Solar Cell Average Efficiencies before nanowire deposition
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Now that an efficiency baseline had been calculated fo r each solar cell, the silver nanowire 
solution could be spray coated onto the surface of the cells. As previously described, each 
group received d ifferent applications of the nanowire solution (table 7. 5)
Sample Group 
Number
Applications of nanowire 
solution received per cell
Am ount o f solution 
received per cell (pL)
1 4 416
2 6 624
3 8 832
4 10 1040
Table 7.5: Applications of nanowire solution received fo r each sample group
After nanowire deposition onto polished cells, it was noticed that a visual difference 
existed between the samples applied w ith  d iffe ren t layers of the solution. From fig.7.26, 
the surface reflection of a cell applied w ith  4 layers and that o f a cell applied w ith 10 is 
compared. A camera flash was used to  exhibit the difference. The polished cell that 
received 4 applications (fig.7.25a) has a greater reflectiv ity than that of the cell applied 
w ith 10 layers of the solution (fig.7.25b). Such a change in apparent reflectiv ity relates well 
to the transm ittance data obtained fo r the d ifferent applications previously described in 
the work. The more applications of the nanowire solution, the lower the transm ittance 
became due to shading effects.
Figure 7.25 Polished silicon solar cells w ith  (a) 4 AgNW Applications, (b) 10 AgNW
Applications
Following the application of the silver nanowires, each sample was re-measured using the 
solar simulator (table 7.6).
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Applications of 
nanowire 
solution
Average efficiency (%) before 
nanowire applications
Average efficiency (%) after 
nanowire applications
4 3.34 3.88
6 2.98 4.07
8 3.22 2.51
10 3.77 3.03
Table 7.6: Silicon solar cell average efficiencies before and after nanowire depositions
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Figure 7.26: Polished silicon solar cell efficiency m odification a fter nanowire depositions
In order to  assess the performance o f the silver nanowire deposition process, the 
average efficiency results of cells before the deposition and after were compared 
graphically (fig.7.26). From fig .7.26 an increase in efficiency was found w ith polished silicon 
cells that received 4 and 6 applications of the nanowire solution. Conversely cells applied 
w ith  8 and 10 applications saw a decrease in efficiency. W ith the cells that received 4 
applications an average increase in efficiency of 0.54% was measured. Cells that had 6 
applications had an average increase in efficiency o f 1.09%. Cells deposited w ith  8 and 10 
layers of the solution displayed average loss in efficiency of 0.71% and 0.74% respectively. 
The increase measured fo r cells w ith  4 and 6 applications, suggests that benefits of current 
collection outweighed shading effects. From analysing the electrical data obtained during 
efficiency measurements, the hypothesis o f increased current collection could be 
reinforced. Comparing the electrical data in table 7.7 fo r a polished cell before and after 
application of 6 layers o f nanowire solution yields some interesting discoveries.
N u m b e r o f N a n o w ire  Applications
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VocV Isc A JscmA/cm2 ImaxA Vmax V
Before
After
Difference
Before
After
Difference
0.53
0.52
1% Decrease 
Fill Factor
28.82
42.03
46% Increase
0.44
0.52
17% Increase 
Efficiency
17.56
20.51
17% Increase 
R at Voc
0.24
0.33
34% Increase 
R at Isc
0.28
0.35
26% Increase 
Power W
2.68
4.52
69% Increase
0.93
0.35
63% Decrease
1.92
2.43
27% Increase
0.13
0.19
43% Increase
20
Before Deposition 
After Depositions
15
10
5
0
0 0 50 1 0.2 0.3 0 4
V o ltage  (V)
Table 7.7: Electrical efficiency measurement of polished cell w ith 6 nanowire applications
From the data, a significant increase of 46% in the fill factor was observed. Recalling the 
simplified equation fo r the fill factor of a solar cell:
(7.1)pp   (1m p)(Vm p)
~  (  Isc) (Voc)
We can see that since the fill factor o f the cell was dramatically increased, the product of 
( Imp)(Vm p) must have increased or the product of the ( I s c ) (V o c )  decreased. From the 
electrical measurements (table 7.7), it is apparent that the measured maximum current 
and voltage increased by 34% and 26% respectively. The fill factor of a solar cell is strongly 
affected by recombination and ohmic resistances. As the Voc of a cell is a good indication 
of the amount o f recombination, a change o f 1% as observed in the measurement of the 
cell ruled out any significant change in recombination. The other main contributions to the 
fill factor are ohmic losses. It is therefore suggested that a decrease in ohmic losses was the 
primary cause of the efficiency increases due the enhancement of contact area by the silver 
nanowire network. It is also w orth noting that since a polished silicon substrate was used, it 
is also possible that the nanowires also reduced the reflectiv ity o f the cell, although most of 
the enhancement is a ttributed to decreased ohmic losses. Work has previously been 
carried out on the literature of silver nanowires acting as such [8, 9]. The primary cause for
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efficiency enhancement however is from series resistance reduction through the silver 
nanowire enhanced emitter contact.
The good increase in efficiency of the 4 and 6 layer nanowire cells also reinforces 
the hypothesis made earlier in the work that a polished flat substrate would enable the 
silver nanowire mesh to collect more carriers from the emitter surface than using a micro- 
textured surface. From previous trials conducted with cells fabricated on textured silicon, a 
relatively small efficiency increase of 0.03% and 0.13% was recorded for cells applied with 4 
and 6 layers of solution respectively. The small efficiency increases were attributed to the 
small contact area between the nanowires and the textured silicon micro-pyramids on the 
surface of the cell. From the SEM image in fig.7.27 of silver nanowires applied to a polished 
silicon cell, it can be seen that the nanowires have a much larger contact area with the flat 
silicon substrate. The large increase in efficiency of the cells deposited with 4 and 6 layers 
of the solution is mainly attributed to the solar cell front contact enhancement.
For polished silicon cells applied with 8 and 10 layers an efficiency loss was 
measured. Such a loss suggests that the shading losses far outweighed the increase in 
current collection at the emitter of the cell. Any increase in current collection is then 
irrelevant due to the restriction of photons entering the cell caused by the nanowire 
applications. Once again the electrical measurements were analysed, this time for a 
polished silicon cell applied with 10 nanowire layers.
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Voc V Isc A JscmA/cm2 ImaxA Vmax V
Before 0.48 0.51 20.87 0.28 0.29
After 0.45 0.45 18.53 0.24 0.26
Difference 6% Decrease 11% Decrease 11% Decrease 13% Decrease 10% Decrease
Fill Factor Efficiency R at Voc R at Isc Power W
Before 31.96 3.22 0.45 1.36 0.15
After 29.92 2.52 0.56 1.31 0.12
Difference 6% Decrease
7S
22% Decrease 24% Increase 4% Decrease 20% Decrease
Before Deposition
After Deposition
Voltage (V)
Table 7.8: Electrical efficiency measurement of polished cell w ith 10 nanowire applications
From the data it is observed that the Voc and FF both reduced by 6% a fter nanowire 
application. As the silver nanowires were applied to  existing screen printed gridline top 
contacts, the resistive loss o f the contact would not be increased by the addition o f a 
conductive mesh. The Isc of the cell fe ll by 11% which suggested that photons o f were 
being restricted from  entering the cell. The restriction o f photons is due to the shading 
effect by the nanowire contact.
S4800 5 OkV 8 8mm <25 Ok SE(U) 2 OOum I  S4800 5 OkV 8 8mm <60 Ok SE(U)
Figure 7.27: Silver nanowires on surface o f polished silicon solar cell
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During the efficiency measurements of the polished silicon solar cells, some cells exhibited 
irregular electrical values affecting the efficiency o f the cells. Cells that fo llowed the same 
trend were analysed and compared to the cells exhibiting spurious results. It is im portant 
to  note that the cells exhibiting irregular results were by far in the m inority, but fu rthe r 
investigation and understanding was perform ed on these cells.
As a control, one of each o f the d iffe ren t nanowire application cells that exhibited 
consistent measurements were imaged (fig.7.28).
5 OOumS4600 5 OkV 8 5mm <7 00k SE(U)
Figure 7.28: SEM image of polished cells w ith  a) 4 nanowire applications, b) 6 nanowire 
applications, c) 8 nanowire applications and d) 10 nanowire applications
Fig.7.28 validates that the density of nanowires increases w ith  the number of applications. 
Taking the image of fig .7.28a (surface o f a 4 application polished cell) and comparing it to 
that of the surface of one which received 6 applications (fig.7.28b), the am ount/density of 
nanowires slightly increases. The trend continues when comparing the 6 application cell to 
the 8 and so forth. The increase in density between the samples indicates that a uniform  
spray deposition has been achieved.
Now a control image had been established, a polished cell spray coated w ith  6 
nanowire applications that exhibited a loss in efficiency was analysed. Other cells deposited 
in the same manner exhibited an increase so understanding why the cell exhibited such 
d ifferent behaviour was o f interest.
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Figure 7.29: SEM and EDX analysis of irregular polished cell w ith  6 nanowire applications
SEM imaging conducted on the sample revealed tw o  distinct features which were not 
observed on the surface of other cells. The tw o  irregular features are depicted in 
fig.7.29a/b. The firs t interesting observation was of cube type structures amongst the silver 
nanowires. Some of the structures were as large as 1pm in w idth  and were situated across 
the surface of the cell. Such structures due to the ir relatively large nature could significantly 
increase the shading o f the cell. To better understand what the structures were composed 
of, Energy Dispersive X-ray (EDX) spectroscopy was performed on one o f the features. The 
technique provided elemental composition data about the feature (fig.7.29ai). From the 
data obtained from  EDX spectroscopy, it was suggested that the feature possibly contained 
sodium and chlorine i.e. sodium chloride. Other particle contaminants observed on 
fig .7.29b were analysed using EDX spectroscopy and also revealed the presence of sodium 
and also sulphur.
Sodium chloride is typically used to  assist in the synthesis o f silver nanowires [10], 
but usually the after synthesis the silver nanowires are separated from  the solution by a 
centrifuge. It is apparent in the case o f the spectroscopy data above that some of the
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sodium chloride made it through into the final nanowire solution. A reason why only one 
sample showed the containment and no others were that the solution sprayed onto the 
sample was at the bottom of the container. Despite vigorous shaking (as recommended by 
the manufacturer) because the solution quantity was running low (less that 2mL left of the 
concentrated AgNW solution) the sodium chloride was concentrated within the remaining 
solution. The presence of sulphur as indicated by fig.7.29b(i) is related to silver sulphide. 
From the literature [11] silver nanostructures are prone to corrosion once outside the 
solution, where a layer of silver sulphide nanocrystals can form around the nanowires. As 
explained above, since the solution used for the sample was the residual contents of the 
container, it is quite possible that residual nanowires on the container walls were mixed in 
when shaking it. As the nanowires on the container wall had been exposed to atmosphere, 
corrosion could have occurred explaining the presence of sulphur detected using EDX.
- 1 9 1 -
7.4 Summary
A silver nanowire mesh was chosen to investigate the effects upon cell performance. Due 
to their nanoscale diameters, silver nanowires yield both a conductive and transparent 
mesh. Such properties make them ideal candidates for contact enhancement where 
shading losses are as important as the electrical contact improvement itself. Experiments 
were carried out on the deposition of nanowires as well as the conductivity and optical 
properties of the nanowire mesh. SEM, photospectrometer and l-V equipment was used to 
characterise the mesh.
The ultimate aim of the chapter was to observe the effect of a silver nanowire 
mesh deposited on the surface of standard monocrystalline silicon solar cell. Rod and spray 
coating deposition methods were analysed for the suitability of applying a nanowire mesh 
onto such a device. Consideration of the surface topography of the raised front contact of a 
solar cell identified spray coating as the most suitable deposition technique.
Once a suitable deposition method had been found, conductivity trials were carried 
out to determine the minimum quantity of nanowire solution required for a conducting 
mesh to be formed across a standard silicon solar cell front contact. Experimentation found 
that 4 applications or 416pL of silver nanowire solution was found to create a conducting 
mesh across a 1mm spaced contact. Whilst performing l-V measurements of the nanowire 
mesh, an electrical annealing effect was observed. Repeated measurements of the 
nanowires led to a resistance decrease from 652 to 199Q.
Spray depositions of different quantities of silver nanowire solution were applied to 
textured and polished silicon solar cells processed using standard conditions. For textured 
silicon solar cells applied with 624pL of solution, an efficiency increase from 7.93% to 8.06% 
(0.13% increase) was observed. For quantities of solution below 624pL little change in 
efficiency was observed. Samples processed with more than 624pL led to reduced 
efficiency. For polished silicon solar cells deposited with the nanowire solution, a largely 
similar pattern was observed. The optimum quantity of solution was once again found to 
be 624pL, this time leading to a substantial increase in efficiency from 2.98 to 4.07% (1.09% 
increase). As with the textured cells, samples processed with more than 624pL led to 
reduced efficiency. Differences in the efficiency enhancement between textured and 
polished cells deposited with the same amount of silver nanowire solution were attributed 
to the contact area between the NWs and the silicon at the surface of the cell. A polished 
flat substrate enables the silver nanowire mesh to collect more carriers from the emitter
- 1 9 2 -
surface than using a textured surface, where nanowires only contact at specific points 
along the micro-textured pyramids.
Unfortunately polished silicon solar cells reflect a large amount of light which 
seriously affects their efficiency performance. By using a PSi anti reflective layer previously 
developed in this work, the reflectivity of such a cell could be dramatically reduced. Due to 
the nanoscale topography of a PSi layer, it is envisaged that such a surface would be ideally 
suited for nanowire deposition due to its relative flatness. It is also important to note that 
during repeated efficiency measurements of silver nanowire textured and polished cells, 
the electrical annealing effect that was discovered during previous deposition trials was not 
observed during cell measurements. It is hypothesised that during l-V measurements of 
nanowires deposited between two contacts, current is forced along the mesh from one 
contact pad to another. Once a nanowire mesh is deposited onto an existing solar cell front 
contact structure, current is distributed throughout the gridline contacts as well as the 
nanowire mesh. This distribution prevents heating of the nanowire mesh which was 
attributed to the reduced resistance in the conductivity trials. In conclusion the work 
demonstrated that a silver nanowire mesh has the capability to enhance standard solar cell 
front contacts on both textured and polished silicon substrates. Silicon solar cells processed 
from polished flat substrates could see their efficiency improved by as much as 37% by 
applying a silver nanowire mesh.
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Chapter 8: Conclusion
The main objective of this work has been related to both reducing the cost of silicon wafer 
solar cells and improving the efficiency of such PV devices, using techniques applicable to 
commercial cell production. Cost reductions were investigated by the use of thinner silicon 
cell substrates thereby reducing material usage. Efficiency improvements were studied in 
the form of front contact enhancements whilst taking into account for the extra cost 
associated with additional processing. From experimentation into thin silicon wafer 
substrates, conventional front surface anti-reflective suppression techniques were found to 
potentially cause issues when using a substrate only tens of microns thick. An alternative 
anti reflective process was studied, suitable for both thick and thin wafer based substrates. 
Such a process was later deemed suitable for enhanced contact use by conclusions 
obtained from contact enhancement trials.
A review was conducted in each area of which subsequent experimentation was 
performed. The three areas studied in depth were related to thin wafer based substrates, 
reduction of optical losses through anti-reflective processes, and solar cell electrical contact 
metallisation. The production of thin wafer based silicon substrates was found to be limited 
by using commercially adopted wire sawing processes. Such equipment was also found to 
have large material loss during watering often referred to as kerf loss. Various techniques 
and processes that were able to produce thin silicon wafers have been evaluated in terms 
of suitability for photovoltaic use, where cost is a major factor. Most techniques involved 
layer transfer processes where silicon was grown onto a substrate and subsequently 
removed. The cost implication of growing materials and then removing them from the 
substrate is too high for low cost photovoltaic applications. A silicon exfoliation technique 
using a metallic layer was found to be suitable for thin silicon substrate production. The 
technique was originally developed by IMEC although a limited number of publications had 
been focused around the process, leaving many unknowns.
Theoretical understanding and reviews into anti reflectivity suppression techniques 
for silicon solar cells, uncovered an extensive research area. Conventional cells adopting a 
textured surface, onto which a separate anti reflective coating was applied, were found to 
suppress reflectivity very well although room for improvement was apparent. Techniques 
involving nanoscale structures were found to be very popular and efficient at suppressing 
the reflectivity of a cell even further. One nanoscale texturing process, namely the 
formation of porous silicon, was found to be able to create nanopores in the silicon surface 
which offered excellent light trapping ability.
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The final review of front contact metallisation techniques to allow as much light as 
possible in, whilst allowing for carriers to be collected by the electrical contacts, looked at 
different metallisation method. The use of conventional screen printing was found to be 
the main limiting factor in the producing of fine gridline top contact structures. Various 
other deposition techniques, as well as different metallic materials, have been put forward 
as replacements for screen printing of silver. Electroplating of copper and nickel were 
found to be promising technologies, but require more complex processes to pattern and 
plate the contacts. The application of silver nanowires was found to provide good electrical 
contacts on thin film solar cells and touch screen devices. Their use for wafer based silicon 
solar cells was extremely limited and just one publication on the use of nanowires for such 
an application was found.
Silicon exfoliation has been used in order to produce ultra-thin silicon substrates 
for photovoltaic applications. Such substrates have excellent potential for reducing 
material consumption and therefore cost. Experimentation was carried out on various 
parameters relating to firing temperature, contact thickness, printing methods, substrate 
type, and ink compositions. Scanning electron microscopy (SEM) and white light 
interferometry were used to analyse samples. The process involved coating a textured 
silicon wafer with a silver paste (more than 46pm thick), then heating at 980°C followed by 
rapid cooling. This caused a thermo mechanical stress capable of cleaving a Ag/Si layer 
(40pm) from the substrate. A critical parameter for reliable exfoliation was found to be the 
firing temperature of the contact. A period of 25 seconds at 980°C was found to be suitable 
for exfoliation. Despite testing a range of metallic pastes suitable for silicon solar cell 
production, only one paste (DuPont Solamet Silver PV149) was found to work successfully. 
A sufficiently thick metallic layer was required to provide enough mechanical force for 
exfoliation to occur. This related to a minimum contact height (after firing) of 46pm. 
Textured silicon substrates normally used for silicon solar cell fabrication were found to be 
essential for effective exfoliation. The micro pyramid texturing on the surface of the 
substrates, allowed for excellent adhesion of the metallic contact during expansion and 
contraction from the firing cycle. The extensive trials allowed for repeatable, large area, 
exfoliation to occur, producing ultra thin silicon foils. A novel processing structure was 
formulated to convert the silicon foils into fully operational solar cells. Initial cells measured 
around 1% efficient, but it is envisaged that great efficiency gains could be achieved with 
better electrical contacts, ARCs, and optimisation of the techniques. The silicon exfoliation
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process developed was successfully tested in a commercial silicon solar cell manufacturing 
facility, however handling of delicate foils presents challenges.
Porous silicon has been developed as a viable alternative to conventional texturing 
and ARC coatings. From previous work, it was found that the exfoliation of silicon disrupts 
the surface structure of the silicon substrate. Such disruption could have an effect on 
conventional alkaline etching used to produce textured silicon pyramids. PSi was identified 
as an alternative anti-reflective structure which uses acid based etching mechanisms which 
are not orientation dependent. Experiments into the formation of porous silicon via metal 
assisted etching (MAE) were implemented. Sputtering equipment was used to deposit 
silver nanoparticles onto polished reclaimed silicon substrates. Subsequent etching 
underneath the particles resulted in pore creation. From deposition and subsequent 
etching of a series of interconnected silver particles with average diameters of around 
30nm, a very low reflectivity of 6.68% was achieved. Such a reflectivity was not only lower 
than standard KOH textured substrates, but also lower than the commercially used 
textured Si incorporating an additional SiN ARC layer. Since the PSi had such excellent anti- 
reflective properties, it could potentially replace not only the texturing process but also the 
additional ARC coating. Therefore solar cell reflectivity suppression could be achieved in a 
single step. However, silver deposition using sputtering equipment is a costly step and 
alternative low cost methods of PSi formation were investigated. Substrate conformal 
imprint lithography was assessed as such a technique. Unfortunately due to the high aspect 
ratio of the PSi surface, issues were encountered during stamp replication. Strong adhesion 
between the stamp and substrate prevented separation. Another potentially low cost 
method for PSi production was electrochemical etching. A special chamber was 
constructed in order to trial the process. From initial experiments it was found that PSi 
could be successfully produced using a simple HF electrochemical etch. It is therefore 
suggested that the electrochemical etching setup could potentially be adopted by industry 
for anti-reflective PSi formation. Although this chapter dealt mainly with porous silicon 
structures, an enhanced ARC was also investigated as. ZnO nanowires were used to reduce 
reflectivity of a commercially adopted nitride ARC process even further. By using ZnO 
nanowires grown on textured Si substrates and depositing a SiN ARC on top, reflectivity 
was found to decrease even further to 6.12%. The process of growing the nanowires used a 
rapid microwave growth technique. Full silicon solar cells manufactured using the process 
exhibited an efficiency improvement of 1.02% over conventionally produced textured 
silicon solar cells with just a standard SiN ARC.
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The final aspect of this work focused around the enhancement of existing silicon 
solar cell front contacts. A silver nanowire mesh was chosen to investigate the effects upon 
cell performance. Experiments were carried out on the deposition of nanowires as well as 
the conductivity and optical properties of the nanowire mesh. SEM, spectrophotometer 
and l-V equipment was used to characterise the mesh. Rod and spray coating deposition 
methods were analysed for the suitability of applying a nanowire mesh onto such a device. 
The surface topography of the raised front contact of a solar cell identified spray coating as 
the most suitable deposition technique. Conductivity trials determined the minimum 
quantity of nanowire solution required for a conducting mesh to be formed across a 
standard silicon solar cell front contact. 4 applications or 416pL of silver nanowire solution 
was found to create a conducting mesh across a 1mm spaced contact. Whilst performing I- 
V measurements of the nanowire mesh, an electrical annealing effect was observed. 
Repeated measurements of the nanowires led to a resistance decrease from 652 to 199Q. 
Spray depositions of different quantities of silver nanowire solution were applied to 
textured and polished silicon solar cells processed using standard conditions. For textured 
silicon solar cells applied with 624pL of solution, an efficiency increase from 7.93% to 7.06% 
(0.13% increase) was observed. For quantities of solution below 624pL, little change in 
efficiency was observed. Samples processed with more than 624pL led to reduced 
efficiencies. For polished silicon solar cells deposited with the nanowire solution, a largely 
similar pattern was observed. The optimum quantity of solution was once again found to 
be 624pL, this time leading to a more substantial increase in efficiency from 2.98 to 4.07% 
(1.09% increase). As with the textured cells, samples processed with more than 624pL led 
to reduced efficiency. Differences in the efficiency enhancement between textured and 
polished cells deposited with the same amount of silver nanowire solution were attributed 
to the contact area between the NWs and the silicon at the surface of the cell. 
Unfortunately polished silicon solar cells reflect a large amount of light which seriously 
affects their efficiency performance. By using a PSi anti reflective layer previously 
developed in this work, the reflectivity of such a cell could be dramatically reduced. Due to 
the nanoscale topography of a PSi layer, it is envisaged that such a surface would be ideally 
suited for nanowire deposition due to its relative flatness. It is also important to note that 
during repeated efficiency measurements of silver nanowire textured and polished cells, 
the electrical annealing effect that was discovered during previous deposition trials was not 
observed during cell measurements. In conclusion the work demonstrated that a silver 
nanowire mesh has the capability to enhance standard solar cell front contacts on both
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textured and polished silicon substrates. Silicon solar cells processed from polished flat 
substrates could see their overall efficiency improved by as much as 37% by applying a 
silver nanowire mesh.
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Appendix A 
Lightweight composite panels
The requirement for lightweight yet durable portable photovoltaic panels has continued to 
increase with our ever increasing reliance on portable technology. An excellent 
demonstration of this is mobile phone technology. Over the last decade they have evolved 
into smart phones incorporating several advanced features such as GPS and internet. All 
these features have quite substantial power requirements compared to mobile phones 
from several years ago. Device designers want phones and other electrical portable devices 
to be sleek and stylish, with non intrusive batteries. As dependency on these devices has 
increased, running out of battery power can be of great concern. Portable solar charging 
equipment although still in its relative infancy has started to boom.
Current mainstream manufactured portable PV panels are typically constructed 
from several thin film photovoltaic cells laminated together. Simple power regulation 
circuitry is also adopted to create a lightweight charging device that can be folded up and 
placed inside a rucksack etc. Manufacturers have also produced rucksacks with integrated 
solar panels and there has recently been a drive for clothing that incorporates the same 
principles. Thin film portable solar panels are suitable for small devices such as a mobile 
phone with most thin film portable panels capable of around 500mA at 5V.
For larger portable electronic equipment such as laptops, thin film solar panels 
struggle to provide the required charging capability, whilst remaining lightweight, compact 
and of relatively low cost. Silicon photovoltaics are ideally suited to satisfy the 
requirements for larger portable electronic devices. Silicon solar cells offer lightweight, 
excellent electrical performance at low cost. The biggest drawback of using portable panels 
constructed from silicon is that silicon is inherently very brittle. In commercial solar panel 
construction, silicon solar cells are laminated to a relatively thick sheet of glass (around 
4mm) to provide the stability and protection they require. Such panels are usually fixed 
into place, be it on a roof or a ground mounted array and typically weigh around 25kg each. 
Such a heavy and cumbersome silicon panel is not suited for portable power applications.
The use of carbon fibre as a rigid support structure for standard silicon solar cells 
was investigated. Carbon fibre sheets pre-impregnated with resin were purchased and 
experiments performed to analyse how the material could be effectively used to prevent 
damage to the brittle silicon solar cells. A heated vacuum press (used for solar panel 
manufacturing) was found to be a very good tool for curing the pre-impregnated carbon.
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By varying the thickness o f carbon fibre layers the rig id ity of the cured sheet could 
be controlled. For the application of small portable silicon solar cell cells, the carbon fibre 
support structure was required to be as rigid as possible to  protect the wafers. 
Unfortunately carbon fibre is a relatively expensive material so finding the m inimum 
carbon fibre thickness suitable fo r the application was investigated. From the experiment 
an optim al cured layer was found to be around 2-3 layers of a 215g density woven mesh. 
The rig id ity required by the supporting sheet u ltim ately depends upon the environm ent to  
which the panel would be subject to. A general purpose panel used during hiking etc was 
estimated to  require only 3 layers o f carbon fibre. For more challenging environments 
(m ilitary use), the panel would require a more substantial rigid support structure o f 4-5 
layers. The picture below showcases some of our early development carbon fibre support 
silicon modules. Some modules were connected in an array allowing the panel to  be 
stacked neatly into a self contained power pack.
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Appendix B 
PV Battery Storage System
Over the last decade, the exponential growth of photovoltaic installations has paved the 
way for worldwide governments to get closer to meeting renewable generation pledges. 
Unfortunately over the last few years, the vast number of installs has started to put stress 
on the current grid networks. Taking the United Kingdom as an example, the grid network 
was essentially built as a one way system to transfer electricity from a power station to the 
end users. Grid management systems were designed around this idea. These days however, 
even a typical domestic solar installation of 4kW/h is effectively a miniaturised power 
station. The grid has therefore been heavily modified with the addition of thousands of 
these mini power stations. Many of which are often situated in close proximity to one 
another. The issue that the grid management companies have is that these solar 
installations provide electrical output during daytime hours, which is generally when grid 
consumption is at its lowest. In the UK for domestic systems, the Feed in Tariff assumes 
that you export 50% of the available power from a solar installation back into the grid. 
During evening hours when there is a large demand for electricity, solar installations 
provide little or no power. In these hours, conventional power stations are required to 
meet our demands. The need to store electrical energy is therefore essential if photovoltaic 
energy is to continue to see such a growth and challenge the large fossil fuelled power 
stations.
A system which could be fitted to a photovoltaic installation to enable battery 
storage would be very beneficial. Instead of installations exporting excess electricity into 
the grid, it could be used to charge a bank of batteries instead. During daytime hours, a PV 
installation could not only provide power for any domestic loads, but if there is excess 
electricity produced it would store this in batteries. The stored energy could then be used 
in the evening when the installation is not operational.
A simple PV storage system was designed to perform such a task. The system 
consisted of 5 devices:
1. PV Modules
2. Grid-tied Inverter
3. Charge controller
4. Battery Bank
5. Power Management
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Modes of operation
Operation during daytime:
• PV Panels are generating electricity.
• Electricity converted by inverter to provide domestic AC.
•  If electricity generated from PV system is more than that required by domestic 
consumption, the excess is exported into the grid.
•  In this instance, a power measurement device fitted near to the existing electricity 
meter measures the amount of electricity being exported.
•  It realises that energy is being exported which could be better used to charge the 
battery bank instead.
•  The measurement device sends a signal to a DC current controller located between
the battery bank and PV array. The signal is analogous and is dependent upon the
level of electricity being exported. For example if 5A was measured, an external 
output of 3V would occur. Similarly if 10A was measured, this would correspond to 
a 6V output.
• The voltage output is received by the DC current controller which in turn diverts a 
portion of the PV generated electricity, to charge the battery bank.
• Therefore the amount of electricity that was being exported is now being diverted 
to charge the battery bank. Zero electricity is essentially being exported.
• The energy diverted by the controller from panels to battery bank is not direct. A
charge controller is installed before the bank to allow for optimum battery
performance and lifetime.
• As the batteries begin to charge, less current is drawn by the charge controller. If 
the output from the PV system is still greater than that required to charge the 
batteries, and to provide for domestic consumption, the excess electricity will be 
exported as normal.
• The storage system reacts constantly to changing light conditions and domestic 
consumption with no refresh rates etc. For example; if there is excess energy being 
diverted to the battery bank and suddenly light intensity levels decrease rapidly 
(thick clouds etc). The power measurement device will detect insufficient PV 
output to maintain the current charging conditions. The voltage output it sends will 
decrease accordingly, therefore restricting charge current and diverting a larger 
proportion of PV generated power for domestic consumption. It does this to avoid 
importing from the grid as a conventional system would operate.
- 2 0 6 -
Operation during nigh-time:
•  PV Panels are no longer generating electricity.
• Grid tied inverter has effectively shut down and household is using imported 
electricity.
• In this instance, the power measurement device fitted near to the existing 
electricity meter measures the amount of electricity being imported.
• It realises that energy is being imported (at 13p/kW) which instead could be 
provided from the battery bank (essentially free).
•  The measurement device sends a signal to a DC current controller located between 
the PV array and inverter. The signal is analogous and is dependent upon the level 
of electricity being imported. For example if 5A was measured, an external output 
of 3V would occur. Similarly if 10A was measured, this would correspond to a 6V 
output.
• The voltage output is received by the DC current controller which in turn, diverts a 
portion of the electricity stored in the battery bank to fulfil the domestic 
consumption.
• Therefore the amount of electricity that was being imported is now being provided 
for by the battery bank.
• The energy diverted by the controller from the batteries to inverter is not direct. A 
charge controller is installed before the bank to allow for optimum battery 
performance and lifetime.
• As the batteries begin to discharge, less current is allowed to be taken from the 
bank by the charge controller. If the domestic consumption requirement is larger 
than that allowed from the battery bank, additional electricity will be imported as 
usual.
• The storage system reacts constantly to battery power available and domestic 
consumption with no refresh rates etc. For example; if there is a sudden increase in 
domestic consumption (Computer, television switched on etc). The power 
measurement device will detect insufficient battery output to provide for the 
loads. The voltage output it sends will increase accordingly, therefore diverting a 
larger proportion of stored battery power for domestic consumption. It does this to 
avoid importing from the grid as a conventional system would operate. It must be 
noted that when large electrical consuming appliances are used (cookers, showers 
etc), the domestic load will increase substantially. In this instant the power
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controller will try to provide for the consumption using the battery bank. The 
charge controller will only allow a specific amount of power from the batteries to 
avoid damaging them. In this instance the excess needed will be imported from the 
grid as standard.
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